## ADwin-GoldUSB /-ENET

## Manual



For any questions, please don't hesitate to contact us:

| Hotline: | +49625196320 |
| :--- | :--- |
| Fax: | +49625156819 |
| E-Mail: | info@ADwin.de |
| Internet | www.ADwin.de |

[^0]
## Table of contents

Typographical Conventions ..... V
1 Information about this Manual ..... 1
2 System description ..... 2
2.1 ADwin system concept ..... 2
2.2 The ADwin-Gold System ..... 4
3 Operating Environment ..... 6
4 Initialization of the Hardware ..... 7
5 Inputs and Outputs ..... 9
5.1 Analog Inputs and Outputs ..... 10
5.2 Digital Inputs and Outputs ..... 13
5.3 Time-Critical Tasks ..... 14
6 Calibration ..... 17
6.1 General Information ..... 17
6.2 Calibrating ..... 17
7 DA Add-On ..... 21
8 CO1 Counter Add-On ..... 22
8.1 Hardware ..... 22
8.2 Software ..... 24
8.3 Operating Mode Impulse/Event Counting ..... 25
8.4 Operating Mode Impulse Width and Period Width Measurement ..... 27
9 CAN add-on ..... 30
9.1 SSI Decoder ..... 31
9.2 CAN Interface ..... 33
9.3 RSxxx Interfaces ..... 35
10 ADwin-Gold-Boot ..... 41
11 Accessories ..... 42
12 Software ..... 43
12.1 Analog Inputs and Outputs. ..... 44
12.2 Digital Inputs and Outputs ..... 56
12.3 Counter ..... 65
12.4 CAN interface ..... 83
12.5 RSxxx interface ..... 98
12.6 SSI interface ..... 108
Annex ..... A-1
A. 1 Technical Data ..... A-1
A. 2 Hardware Addresses - General Overview ..... A-5
A. 3 Hardware revisions ..... A-7
A. 4 RoHS Declaration of Conformity ..... A-7
A. 5 Baudrates for the CAN bus ..... A-8
A. 6 Table of figures ..... A-11
A. 7 Index ..... A-12

## Typographical Conventions

"Warning" stands for information, which indicate damages of hardware or software, test setup or injury to persons caused by incorrect handling.

## You find a "note" next to

- information, which absolutely have to be considered in order to guarantee an error free operation.
- advice for efficient operation.
"Information" refers to further information in this documentation or to other sources such as manuals, data sheets, literature, etc.

File names and paths are placed in <angle brackets> and characterized in the font Courier New.

Program commands and user inputs are characterized by the font Courier New.

ADbasic source code elements such as commands, variables, comments and other text are characterized by the font Courier New and are printed in color (see also the editor of the ADbasic development environment).

Bits in data (here: 16 bit) are referred to as follows:

| Bit No. | 15 | 14 | 13 | $\ldots$ | 01 | 00 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit value | $2^{15}$ | $2^{14}$ | $2^{13}$ | $\ldots$ | $2^{1}=2$ | $2^{0}=1$ |
| Synonym | MSB | - | - | - | - | LSB |

## 1 Information about this Manual

This manual contains complex information about the operation of the ADwin-Gold system. Additional information are available in

- the manual "ADwin Installation", which describes all interface installations for the ADwin systems.
With this manual you begin your installation!
- the description of the configuration program ADconfig, with which you initialize the communication from the corresponding interface to your ADwin-Gold system.
- the manual ADbasic, which explains basic instructions for the compiler ADbasic and the functional layout of the ADwin system.
- the manuals for all current development environments containing the description of installation and instructions.


## Please note:

For ADwin systems to function correctly, adhere strictly to the information provided in this documentation and in other mentioned manuals.

Programming, start-up and operation, as well as the modification of program parameters must be performed only by appropriately qualified personnel.

Qualified personnel are persons who, due to their education, experience and training as well as their knowledge of applicable technical standards, guidelines, accident prevention regulations and operating conditions, have been authorized by a quality assurance representative at the site to perform the necessary acivities, while recognizing and avoiding any possible dangers.
(Definition of qualified personnel as per VDE 105 and ICE 364).
This product documentation and all documents referred to, have always to be available and to be strictly observed. For damages caused by disregarding the information in this documentation or in all other additional documentations, no liability is assumed by the company Jäger Computergesteuerte Messtechnik GmbH, Lorsch, Germany.

This documentation, including all pictures is protected by copyright. Reproduction, translation as well as electronical and photographical archiving and modification require a written permission by the company Jäger Computergesteuerte Messtechnik GmbH, Lorsch, Germany.
OEM products are mentioned without referring to possible patent rights, the existence of which, may not be excluded.

Hotline address: see inner side of cover page.


Qualified personnel

Availability of the documents


Legal information

Subject to change.

## 2 System description

### 2.1 ADwin system concept

ADwin systems guarantee fast and accurate operation of measurement data acquisition and automation tasks under real-time conditions. This offers an ideal basis for applications such as:

- very fast digital closed-loop control systems
- very fast open-loop control systems
- data acquisition with very fast online analysis of the measurement data
- monitoring of complex trigger conditions and many more

ADwin systems are optimized for processes which need very short process cycle times of one millisecond down to some microseconds

The ADwin system is equipped with analog and digital inputs and outputs, a fast processor (32-bit floating point signal processor) and local memory. The processor is responsible for the whole real-time processing in the system. The applications run independent of the PC and its workload.

The processor of the ADwin system processes each measurement value at once.
In one cycle you can acquire the status of the inputs, process the status with the help of any mathematical functions, and react to the results, even at very fast process cycle times of some microseconds. This results in a perfect and logical work sharing: The PC executes a program for visualizing of data, for input and operation of the processes, togeher with access to networks and data bases, while the processor of the ADwin system executes all tasks which require real-time processing concurrently.
The operating system for the DSP of the ADwin system has been optimized to achieve the fastest response times possible. It manages parallel processes in a multitasking environment. Low priority processes are managed by time slicing. Specified high priority processes interrupt all low priority processes and are immediately and completely executed (preemptive multitasking). High priority processes are executed as time-controlled or event-controlled processes (external trigger).

The built-in timer is responsible for the precise scheduling of high priority processes. It has a resolution of 25 nanoseconds ( $3,3 \mathrm{~ns}$ since processor T11). The ADwin systems are characterized by an extremely short response time of only 300 nanoseconds during the change from a low to a high priority process. A continously running communication process enables a continous data exchange between the ADwin system and the PC even while applications are active. The communication has no influence on the realtime capability of the ADwin system, even so, it is possible to exchange data at any time.

The real-time development tool ADbasic gives the opportunity to create time-critical programs for ADwin systems very easily and quickly. ADbasic is an integrated development environment under Windows with possibilities of online debugging. The familiar, easy-to-learn BASIC instruction syntax has been extended by many more functions, in order to allow direct access to inputs and outputs as well as by functions for process control and communication with the PC

## Communication between ADwin system and PC

The ADwin system is connected to the PC via an USB or Ethernet interface. After power-up the ADwin system is booted from the PC via this interface. Afterwards the ADwin operating system is waiting for instructions from the PC which it will process.

There are two kinds of instructions: On the one hand instructions, which transfer data from the PC to the ADwin system, for instance "load process", "start process" or "set parameter", on the other hand instructions which wait for a response from the ADwin system, for instance "read variables" or "read data sets". Both kinds of instructions are processed immediately by the ADwin system, which means immediate and complete responses. The ADwin system never sends data to the PC without request! The data transfer to the PC is always a response to an instruction coming from the PC. Thus, embedding the ADwin system into various programming languages and standard software packages for measurements is held simple, because they have only to be able to call functions and process the return value.
Under Windows 95/98/NT/ME/2000/XP/Vista you can use a DLL and an ActiveX interface. On this basis the following drivers for development environments are available: .NET, Visual Basic, Visual-C, C/C++, Delphi, VBA (Excel, Access, Word), TestPoint, LabVIEW / LabWINDOWS, Agilent VEE (HP-VEE), InTouch, DIAdem, DASYLab, SciLab, MATLAB.
Versions for Linux, Mac OS and Java are available, too.
The simple, instruction-oriented communication with the ADwin system enables several Windows programs to access the same ADwin system in coordination at the same time. This is of course a great advantage when programs are being developed and installed.

Fig. 1 - Concept of the ADwin systems


## Interfaces

Instruction processing

Software interfaces


## Analog inputs

## Analog outputs

Digital inputs and outputs

Trigger input (EVENT)

### 2.2 The ADwin-Gold System

The ADwin-Gold system is equipped with the digital 32 bit signal processor T9 (SHARC ADSP 21062) from Analog Devices with floating point and integer processing. It is responsible for the complete measurement data acquisition, online processing, and signal output, and makes it possible to process instantaneously sample rates of up to several 100 kHz .

The on-chip memory with 256 KiB has a very short access time of 25 ns and is large enough to hold the complete ADwin operating system, the ADbasic processes and all variables.

In order to get maximum access times, all inputs and outputs are memory-mapped in the external memory section of the DSP. For buffering larger quantities of data the DSP uses an external memory of 16 MiB (DRAM; optional 64 MiB ).
The system has 16 analog inputs with BNC plugs (alternatively: DSub connectors), which are divided into two groups each being connected to one multiplexer. These two outputs are optionally converted by a 14-bit or 16-bit analog-to-digital converter (ADC), (see Fig. 2 "Block diagram of the ADwin-Gold). With the 14-bit ADCs it is possible to sample very fast, with the 16-bit ADCs highly accurately.


Fig. 2 - Block diagram of the ADwin-Gold
The standard version of the ADwin-Gold system is equipped with 2 analog outputs (optional 8) with an output voltage range of $-10 \mathrm{~V} \ldots+10 \mathrm{~V}$ and a 16 -bit resolution. You can synchronize the output of the voltage of all DACs per software.
32 digital inputs or outputs are available on two 25 -pin D-Sub connectors. They can be programmed in groups of 8 as inputs or outputs. The inputs or outputs are TTL-compatible.

The ADwin-Gold has a trigger input (EVENT, see also chapter 5.2 "Digital Inputs and Outputs"). Processes can be triggered by a signal and are completely processed afterwards. (see ADbasic manual, chapter "Structure of the ADbasic Program").
All analog data inputs and outputs of the system are differential.
The connection between ADwin-Gold system and computer is made via the USB or Ethernet interface (depending on the version you have purchased).

The standard delivery items for the ADwin-Gold system:

- the ADwin-Gold system with USB or Ethernet interface,
- a USB cable or a cross-over Ethernet cable from the PC to the Gold device (length about 1.8 m ).
- the power adapter: a three-pin power supply cable, which prevents the possibility of mismatch, at a slot metal sheet with socket connector,
- the power supply cable from the power adapter to the system,
- the ADwin CDROM,
- the manual "Driver Installation",
- this hardware manual.


### 2.2.1 Options (no upgrades possible)

The following options are available:

- Gold-D: All inputs and outputs have DSub-connectors, including the analoge inputs (instead of BNC plugs).
- Gold-DA: 6 additional analog outputs (differential) with a 16-bit DAC each.
- Gold-CO1: counter option with four 32 bit counters, which can optionally be used for period width measurement, as impulse counters or as up/down counters with clock/direction or four edge evaluation for quadrature encoders.
- Gold-CAN: 4 decoders for use with incremental encoders with SSI interface, 2 CAN interfaces (both either high speed or low speed) and 2 RSxxx interfaces (RS232, RS485). This option is available in combination with the option Gold-D only.
- GOLD-MEM-64: external memory with 64 MiB instead of 16 MiB and 512 KiB internal CPU memory instead of 256 KiB .
- Gold-Boot: Flash-EPROM boot loader for stand-alone operation without PC (only in combination with the Gold-ENET).
If not excluded above, all additional options can be combined with each other.


### 2.2.2 Accessories

- ADbasic, real-time development tool for all ADwin systems
- ADwin-Gold-pow: external power supply (necessary for notebook operation)
- Gold-Mount: kit for installation of the ADwin-Gold system on a DIN rail.
- Single cable-connector for a self-made external power supply cable.


BNC cables

Protection low voltage

Ambient temperature

Chassis temperature


## 3 Operating Environment

The ADwin-Gold electronic is installed in a closed aluminum enclosure and it is only allowed to operate it in this enclosure. With the necessary accessories the system can be operated in 19 -inch-enclosures or as a mobile system (e.g. in cars). See also chapter 2.2.2 "Accessories").

The ADwin-Gold device must be earth-protected, in order to

- build a ground reference point for the electronic
- conduct interferences to earth.

Connect the GND plug, which is internally connected with the ground reference point and the aluminum enclosure, via a short low-impedance solid-type cable to the central earth connection point of your device.

The power supply cable from the power adapter is the galvanic connection between the computer and the ADwin-Gold.
The version with USB interface has a galvanic connection to the computer or where appropriate also via the power supply.
The data lines at the version with Ethernet interface are optically isolated, but the ground potentials are connected, because the shielding of the Ethernet connector (RJ45) is connected to GND.

Transient currents, which are conducted via the aluminum enclosure or the shielding, have an influence on the measurement signal.
Please, make sure that the shielding is not reduced, for instance by taking measures for bleeding off interferences, such as connecting the shielding to the enclosure just before entering it. The more frequently you earth the shielding on its way to the machine the better the shielding will be.
Use cables with shielding on both ends for signal lines. Here too, you should reduce the bleeding off of interferences via the ADwin-Gold aluminum enclosure by using cable shield ground clamps.
The shielding of BNC cables is normally used as differential ground and looses therefore the shielding effect. So BNC cables are influenced by interferences when differential measurements are executed. For signal and data transfer outside of an enclosure it is necessary to use twisted pair data transfer cables, whose channels are shielded, too.
The ADwin-Gold is externally operated with a protection low voltage of 10 V to 35 V ; internally it is operated with a voltage of +5 V and $\pm 15 \mathrm{~V}$ against GND . It is not life-threatening. For operation with an external power supply, the instructions of the manufacturer applies.

The ADwin-Gold is designed for operation in dry rooms with a room temperature of $+5^{\circ} \mathrm{C} \ldots+50^{\circ} \mathrm{C}$ and a relative humidity of $0 \ldots 80 \%$ (no condensation, see Annex).

The temperature of the chassis (surface) must not exceed $+60^{\circ} \mathrm{C}$, even under extreme operating conditions - e.g. in an enclosure or if the system is exposed to the sun for a longer period of time. You risk damages at the device or not-defined data (values) are output which can cause damages at your measurement device under unfavorable circumstances.

## 4 Initialization of the Hardware

If you start initializing do not connect any cables to the ADwin-Gold before you have executed the following steps:

- Carry out completely the installation of the drivers and the power supply at the computer or notebook (see manual: "ADwin Driver Installation").
- connect the ADwin-Gold only with the computer or notebook (s.b.).
- Read chapter 5 "Inputs and Outputs" in this manual.
- Begin now with the connection of the inputs and outputs.

Please take into account that there is a galvanic connection between the ADwin-Gold system and the computer via power supply cable, USB and Ethernet lines (see chapter 3, section "Galvanic connection").

Please pay attention that reliable power source is supplied.
This concerns the computer (standard delivery). Otherwise also the external power supply, if operated in a car, the battery voltage.
The power supply connection of the ADwin-Gold with 12 V (see Annex, Technical Data) is made via the built-in connector, at left next to the power switch or above the GND plug (see Fig. 4). Connect the 3-pin subminiature connector there. For the pin assignment see the following picture:


Fig. 3 - Power supply connector (male)
For using the system with an external power supply unit you need the subminiature connector described above. The connector is provided by the following manufacturer under the article number 712299-0406-00-03 (Series 712):

Franz Binder GmbH + Co. elektrische Bauelemente KG
Rötelstrasse 27
74172 Neckarsulm,
Phone: ++49-7132 / 325-0
www.binder-connector.de
When using the system with a notebook, power has to be supplied by a separate power supply, (see chapter 2.2.2 on page 5). Please pay attention to the fact that it is sufficiently dimensioned.
If using current-limiting power supplies, please pay attention to the fact, that after powerup the current demand can be a multiple of the idle current. More detailed information can be found in the Technical Data (Annex).

In case of a power failure all data which have not been saved are lost. Not-defined data (values) can under unfavorable circumstances cause damages to other equipment.

If you have completed the installation of the $A D$ win drivers and the configurations in the ADbasic menu "Options \Compiler", then connect the USB or Ethernet data transfer cables and the power supply cable. Then start the computer.
In order to avoid switching off the system inadvertently, the switch is equipped with a blocking device. Pull the switch a little bit, then pull it into the direction "Power". Now the device is switched on and the LED lights up in red.
Start ADbasic and boot the ADwin system by clicking on the boot button $B$.


Providing the power supply

Power supply


Connection

Power-up

## Booting

S. ADbasic - [ADbasic1]


The flashing LED (green colored now) and the display in the status line: "ADwin is booted" show that the operating system has been loaded and ADbasic can connect the ADwin system. (If not, please check the connectors first).
Programming the ADwin systems is described more detailed in the ADbasic manual. Instructions for access to ADwin-Gold I/Os are described in chapter 12 on page 43.
Start with the programming examples in the ADbasic Tutorial.

## 5 Inputs and Outputs

All inputs and outputs may only be operated according to the specifications given (see Annex A. 1 Technical Data). In case of doubt, ask the manufacturer of the device, to which you want to connect the ADwin-Gold system.
Open-ended inputs can cause errors - above all in an environment where interferences may occur. For your safety, set the inputs which you do not use to a specified level (for instance GND) and also connect them as close to the connector as possible. Don't connect open ended cables to the inputs; open ended cables may cause spikes at the inputs.
An exception is the event input, which has already an internal pull-up resistance ( $10 \mathrm{k} \Omega$ ).
The inputs and outputs of the ADwin-Gold II basic version is decscribed on the following pages:

- 16 analog inputs via 2 multiplexers (page 10)
- 2 analog outputs (page 11)
- 32 digital inputs/outputs (page 15)


Fig. 4 - Schematic of ADwin-Gold (USB version)



Fig. 5 - Schematic of $A$ Dwin-Gold-D (ENET version)


### 5.1 Analog Inputs and Outputs

In order to operate the system without any interferences, isolated BNC connectors are necessary. Otherwise there will be the danger of damages caused by ESD or short circuits at the inputs. This will be the case when using not isolated BNC T-pieces.

The ADwin-Gold device has to be connected to earth, in order to execute measurement tasks without any interferences. Connect the GND plug via a low-impedance solid-type cable with the central earth connection point of your device.
The power supply from the power adapter at the computer also connects the earth of the ADwin-Gold system with the earth of the computer. If you do not operate the PC and the ADwin-Gold system in the same place, you should not use the power supplied by the PC but an external power supply unit which is earth-free, in order to avoid influences by different ground reference potentials.
In addition to the description of the inputs and outputs you will find notes below for the conversion of digits into voltage values and for the input settings of the analog inputs.
For fast and easy programming there are standard instructions available in the compiler ADbasic, which enable a user to easily measure or output data; see ADC (page 46) and DAC (page 45). Use other instructions only if extremely time-critical or special tasks require to do so.

### 5.1.1 Analog Inputs

The system has 16 analog inputs IN1 ... IN16. The inputs with odd numbers (1, 3, ... 15) are allocated to multiplexer 1, those with even numbers ( $2,4, \ldots 16$ ) to multiplexer 2. The output of each multiplexer is connected to both a 14 bit-ADC and a 16 bit-ADC (see also "Block diagram of the ADwin-Gold", page 4).

The analog inputs are differential. For each of the measurement channels there is a positive and a negative input, between them the voltage difference is measured (but not free of potential). Both, the positive and negative input have to be connected.

The inputs are equipped with male BNC-plugs, which are arranged in 2 rows; the GoldD option has the inputs connected to the DSub-connector ANALOG IN. At the BNCplugs, the positive input is the inner conductor, the negative input is the outer conductor.


## ANALOG IN

Fig. 6 - Pin assignment of analog channels with Gold-D option
Please note, that the inputs do need a mass connection between the system's GND-plug and the signal source. This is in addition to the connections to the positive and negative input.


Fig. 7 - Input circuitry of an analog input
You can convert the signals at the multiplexer outputs optionally with a 14-bit or a 16-bit analog-to-digital-converter (ADC), (see Fig. 2 "Block diagram of the ADwin-Gold"). You are measuring with

- the 14-bit ADC very fast (max. $0.5 \mu \mathrm{~s}$, resolution 1.221 mV )
- the 16-bit ADC very accurately (max. $5 \mu \mathrm{~s}$, resolution $305 \mu \mathrm{~V}$ ).

The instructions ADC () for the 16-bit ADC and ADC12 () for the 14-bit ADC execute a complete measurement with one of the ADCs on the analog input. The ADC instructions consider for instance the settling of the multiplexer and assure perfect measurements (see page 46).

Please pay attention to a low internal resistance of the power supply unit (of the input signals), because it may have influence on the measuring accuracy. If this is not possible:

- Depending on the output resistance a linear error is caused. You can compensate this by multiplying the measurement value with a corresponding factor and get a sort of recalibration.
- From approx. $3 \mathrm{k} \Omega$ upwards the multiplexer settling time extends.

The waiting time defined in the standard instructions ADC and ADC12 is then too short, so that imprecise values are recalled. In this case please use the instructions described in chapter 5.3.1.

### 5.1.2 Analog Outputs

The system has 2 analog outputs (OUT1, OUT2) with BNC-plugs; with Gold-D option the outputs are located on the DSub connector ANALOG OUT (see Fig. 6). A digital-to-ana$\log$ converter (DAC) is allocated to each of the outputs.


16-bit and 14-bit measurements

## ADC instruction


DAC instruction
Voltage range
Allocation of digits to
voltage voltage


## ANALOG OUT

Additional outputs see chapter 7 "DA Add-On".
The standard instruction DAC ( number, value) (see page 45) checks each of the values if it exceeds or falls below of the 16 -bit value range ( $0 . . .65535$ ). If the value is in the 16 -bit value range, the indicated value is output on the output number. If it is not in the value range the maximum or minimum values are output.

### 5.1.3 Calculation Basis

The voltage range of the ADwin-Gold at the analog inputs and outputs is between -10 V to +10 V (bipolar 10V).
The $65536\left(2^{16}\right)$ digits are allocated to the corresponding voltage ranges of the ADCs and DACs insofar that

- 0 (zero) digits correspond to the maximum negative voltage and
- 65535 digits correspond to the maximum positive voltage

The value for 65536 digits, exactly 10 Volt, is just outside the measurement range, so that you will get a maximum voltage value of 9.999695 V for the 16 -bit conversion and a voltage value of 9.998779 V for the 14 -bit conversion.


Fig. 8 - Zero offset in the standard setting of bipolar 10 Volt
In the bipolar setting you will get a zero offset, also called offset $U_{\text {OFF }}$ in the following text.
For the voltage range of $-10 \mathrm{~V} \ldots+10 \mathrm{~V}$ applies:

$$
U_{\text {OFF }}=-10 \mathrm{~V}
$$

ADwin-Gold has a programmable gain (PGA), with which you can amplify the input voltage by the factors $1,2,4$, and 8 . At the same time the measurement range gets smaller by the corresponding gain factor $\mathrm{k}_{\mathrm{v}}$ (see Annex "Technical Data").
Please note that upon applications with $k_{v}>1$ the interference signals are amplified respectively.

The quantization level $\left(\mathrm{U}_{\mathrm{LSB}}\right)$ is the smallest digitally displayable voltage difference and is equivalent to the voltage of the least significant bit (LSB). It is different for the two ADCs:

- 16-bit ADC: $U_{\text {LSB }}=20 \mathrm{~V} / 2^{16}=305.175 \mu \mathrm{~V}$
- 14-bit ADC: $U_{\text {LSB }}=20 \mathrm{~V} / 2^{14}=1220.7 \mu \mathrm{~V}$

The measured 16 -bit value of the $A D C$ is returned in the lower word of the register. $A$ DAC value, which is to be output, has to be available there.

| Bit No. | $31 \ldots 16$ | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $32-$-bit- <br> memory | 0 | 0 | 16 -bit value of the 16-bit ADC / DAC in the lower word |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Fig. 9 - Storage of the ADC/DAC bits in the memory
In order to compare the measurement values of the 14-bit ADC with the values of the 16 -bit ADC, the converted value is written left-aligned into the lower word of the register at the 14-bit ADC. Therefore the lower 2 bits are always 0 (zero).
The 16384 digits of the 14 -bit ADC are mapped to the 65536 digits of the 16 -bit ADC. Thus 4 digits of the 16 -bit ADC are equivalent to one digit of the 14-bit ADC.
Therefore the following equations can be used for both ADC types:

## Conversion Digit to Voltage

For a DAC:

$$
\begin{gathered}
U_{\text {OUT }}=\text { Digits } \cdot U_{\mathrm{LSB}}+U_{\mathrm{OFF}} \\
\text { Digits }=\frac{U_{\mathrm{OUT}}-U_{\mathrm{OFF}}}{U_{\mathrm{LSB}}}
\end{gathered}
$$

For an ADC (14-bit and 16-bit):

$$
\begin{gathered}
\text { Digits }=\frac{\mathrm{k}_{\mathrm{v}} \cdot \mathrm{U}_{\mathrm{IN}}-U_{\mathrm{OFF}}}{U_{\mathrm{LSB}}} \\
\mathrm{U}_{\mathrm{IN}}=\frac{\text { Digits } \cdot \mathrm{U}_{\mathrm{LSB}}+U_{\mathrm{OFF}}}{k_{\mathrm{V}}}
\end{gathered}
$$

## Tolerance Ranges

Slight variations regarding the calculated values may be within the tolerance range of the individual component. Two kinds of variations are possible (in LSB), which are indicated in this hardware manual:

- The integral non-linearity ( INL ) defines the maximum deviation from the ideal straight line over the whole input voltage range.
- The differential non-linearity (DNL) defines the maximum deviation from the ideal quantization level.


### 5.2 Digital Inputs and Outputs

On two 25 -pin D-SUB sockets (DIO 00...DIO 31) there are 32 digital inputs or outputs. They are programmable in groups of 8 as inputs or outputs.
After power-up of the device, all 4 groups are configured as inputs.


DAC

ADC

INL

DNL

## Digital inputs/outputs




DIO-00...DIO-15


DIO-16...DIO-31

Fig. 10 - Pin assignment digital IOs
The digital inputs are TTL-compatible and not protected against over voltage. Do not use pins marked as "reserved". They are planned for changes and expansions and can cause damages to your system if you do not pay attention to this fact.

The ADwin-Gold is equipped with an external trigger input (EVENT). With this trigger input processes are triggered by an external signal (trigger) with rising edge and can completely and immediately be processed, (see also ADbasic manual, chapter: "Program Structure").

Instructions to program analog inputs are described starting from page 504. The instructions are defined in the include file <ADwinGoldII.inc> and are described in the online help, too.

| Function | Instructions |
| :--- | :--- |
| Configure | Conf_DIO |
| Read input values | Digin, Digin_Word |
| Set output values | Digout_Word, Digout_Word <br> clear_Digout |

The instruction CONF_DIO(12) configures DIO 15:00 as digital inputs and DIO 31:16 as digital outputs.
Only in this configuration will you be able to totally access the inputs and outputs with the above instructions. About programming under other configurations the following chapter will give you more detailed information: chapter 5.3 "Time-Critical Tasks" (see also tutorial).

### 5.3 Time-Critical Tasks

For extremely time-critical tasks you can use instructions with which you have direct access to the control and data registers of the ADC and DAC (see ADbasic manual). These registers can be found in the memory address area of the ADSP (memory mapped). These instructions also allow to optimize the program structure (s.b.).
Contrary to the standard instructions ADC ( ), ADC12 ( ) and DAC ( ) the instructions for direct access do not have any test routines. Before you use them we recommend to learn more about time sequences, program structures and functions sequences in an ADC.

### 5.3.1 Analog Inputs and Outputs

The standard instructions ADC ( ) and ADC12 ( ) consist of a sequence of several instructions (see below). They need a certain time for execution. The execution time is mostly determined by the settling time of the multiplexer and the conversion time.

```
... 'wait for settling of the
START_CONV()
WAIT_EOC() 'wait for end of conversion
READADC() 'or READADC12() at ADC12()
```

You can use (or extend) the waiting times caused by the standard instructions for other purposes. If you apply these instructions skillfully you may be able to execute faster measurements.
It is important to set the START_CONV ( ) instruction (page 54) in a sufficient time-delay from the SET_MUX ( ) instruction (page 52), in order to consider the multiplexer settling time.

Use the waiting times for instance for arithmetic operations and save CPU time:

- Settling time of the multiplexer: At a maximum voltage jump of 20 Volt it is $6.5 \mu \mathrm{~s}$ (max.) for the 16 -bit ADC and $2.5 \mu \mathrm{~s}$ for the 14-bit ADC.
- Conversion time of the ADC: Its is $0.5 \mu$ s for the 14 -bit ADC and $5 \mu$ s for the $16-$ bit ADC.


## Direct Register Access

A measurement can be executed very fast, when you directly access the control and data registers of the ADC.

If you have made sure that at the analog outputs the values are within the range limits, you can write very quickly into one or more DAC registers with direct access to the hardware registers, and you can synchronously start the output, (see instructions Peek and Poke in the ADbasic manual).
The hardware addresses for direct access to control and data registers are described in the annex.

### 5.3.2 Digital Inputs and Outputs

After power-up of the device all 4 connection groups are configured as inputs; this corresponds to the instruction CONF_DIO (0). The following table shows how the inputs and outputs (IN, OUT) are configured when you use the value of the first column as instruction argument.

| CONF_DIO $($ ) | DIO31:24 | DIO23:16 | DIO15:08 | DIO07:00 |
| :--- | :--- | :--- | :--- | :--- |
| 0 | IN | IN | IN | IN |
| 1 | IN | IN | IN | OUT |
| 2 | IN | IN | OUT | IN |
| 3 | IN | IN | OUT | OUT |
| 4 | IN | OUT | IN | IN |
| 5 | IN | OUT | IN | OUT |
| 6 | OUT | OUT | OUT | IN |
| 7 | OUT | IN | OUT |  |
| 8 | OUT | IN | IN |  |
| 9 | OUT | OUT | OU | OUT |
| 19 | OUT | OUT | IN | OUT |
| 11 | OUT | OUT | IN |  |
| 12 | DIGOUT_WORD, CLEAR_DIGOUT, | DIGIN_WORD, DIGIN |  |  |
| 13 | SET_DIGOUT |  | OUT | OUT |
| 14 | 15 | OUT |  |  |
| Applicable <br> instructions: | OUT |  |  |  |

## Program structure



ADC

DAC


| CONF_DIO() | DIO31:24 | DIO23:16 | DIO15:08 | DIO07:00 |
| :--- | :--- | :--- | :--- | :--- |
| Instruction is <br> applicable for <br> DIOnn, at | Configuration "OUT" | Configuration "IN" <br> At configuration "OUT" the register <br> contents of this byte is returned |  |  |

Fig. 11 - Overview of the configuration with CONF_DIO

Please pay attention to the following restriction:
Only if the inputs/outputs are configured with CONF_DIO(12) (see pin assignmenton page 14) will you be able to fully access the inputs/outputs with the instructions DIGOUT_WORD, SET_DIGOUT, CLEAR_DIGOUT, DIGIN_WORD, DIGIN.
For any other configuration you have to read out or write into the corresponding hardware register (see instructions Peek and Poke in the ADbasic manual). The hardware addresses for direct register access are described in the annex.

## 6 Calibration

### 6.1 General Information

The 2 digital-to-analog (DAC, optional 8) and the 4 analog-to-digital (ADC) converters of the ADwin-Gold systems have been calibrated in factory. In accordance with the regulations for keeping the measurement accuracy in your field of application, the systems must be calibrated in regular time intervals.
You calibrate the system with the program <GoldCalib. exe>; at standard installation the path is <C: \ADwin\Tools\ADwin-Gold>.

The following tools are necessary for the calibration:

- A digital multimeter (DMM) with an accuracy of
- $30 \mu \mathrm{~V}$ when using 16 -bit converters
- $120 \mu \mathrm{~V}$ when using 14 -bit converters
- A reference voltage source with an accuracy of
- $30 \mu \mathrm{~V}$ when using 16 -bit converters
- $120 \mu \mathrm{~V}$ when using 14 -bit converters
- connecting cables from the inputs/outputs to the reference voltage source and to the measurement device (recommended: BNC cables).


### 6.2 Calibrating

Connect your ADwin-Gold system with the computer and configure it according to the program <ADconfig.exe>.
Calibration has to be made when the ADwin-Gold system reaches its operating temperature. With a power-up temperature of the device of approx. 20 to 25 degrees Celsius (room temperature), the system reaches the operating temperature approx. 30 minutes after power-up.

Start the calibration program <GoldCalib.exe>. The window "ADwin-GoldENET/USB Calibration Tool" appears.

ADwin-Gold-ENETAUSB Calibration Tool


Choose the device number of the system you want to calibrate and confirm by clicking on "OK".
You will get a warning when you haven't chosen an ADwin-Gold system or one of an older firmware version. You can ignore the warning with "Yes" or return to the previous window with "No".

An overview window appears. In the header line the device number you have selected is shown.


Step 1


Step 2


The upper field shows the current measurement values at the inputs IN1 and IN2, measured each by the 16 -bit and the 14 -bit ADC.
Select in the lower field left the DAC which you wish to calibrate and at right the ADC. The measurement value at the selected ADC is highlighted. Below you will find the calibration settings for Offset and Gain of the DAC and the ADC. There you can directly enter values. With "Calibrate DAC" or "Calibrate ADC" you start the calibration of the selected converter.
In the dialog box "Test Output" you can enter a voltage value, which is automatically output at the converter/output you have selected earlier.
Every input you make is immediately transferred to the ADwin-Gold system. If you close the program with "Exit", the new settings remain. With "Undo\&Exit" you undo all inputs and you exit the calibration program (that means the original settings are transferred to the ADwin-Gold system).
"Diagram" displays in a graph the accuracy of the current calibration setting. You print a protocol of the settings with "Print Calibration".
Calibrate the converters in the order you like (only with reference voltage source). The calibration of a converter is effected in 3 steps; you can switch between the windows of the steps by using the forward/backward buttons.
Calibration is also possible without reference voltage source, but it will not be so precise. Calibrate first the DACs and then the ADCs.
The 3 levels for calibrating a converter are described below, for the DAC in the left column and for the ADC in the right column.

1. Connect the external device (DMM / voltage source):

Select the corresponding key "Calibrate . . . " for calibrating a converter; the first window appears.:


Connect a DMM to the selected output. Connect the voltage source (or a calibrated DAC output) to the selected input.

Please note Fig. 4 "Schematic of ADwin-Gold (USB version)".
Select "Next Step >>".
2. Setting the offset


Adjust the offset value at the scrollbar in Set your voltage source to 0 V . The setsuch a manner that your digital multimting of the ADC to this value is made eter displays -10 V . automatically.
Adjust the offset value at the scrollbar in such a manner that the setpoint at the ADC is displayed in the overview window.

Select "Next Step >>".
3. Setting the gain


Adjust the offset value at the scrollbar in Set your voltage source to 9.375 V (setsuch a manner that your digital multimpoint). The setting of the ADC to this eter displays 9.375 V . value is made automatically.
Adjust the offset value at the scrollbar in such a manner that the setpoint at the ADC is displayed in the overview window.

The calibration for this converter has finished. Select "OK". Repeat step 2 for the other converters if necessary.

With a diagram (button Diagram in the overview window) you can check the accuracy of the calibration. First connect any 2 outputs with the inputs IN1 and IN2. Select in the diagram one of the inputs and the corresponding converter.




The program outputs the values 0 ... 65535 digits on both DACs, compares them to the measured input values and displays the deviation in graphs.
The deviation should be less than 5 digits.
With Close you return to the overview window.
With "Print Calibration" you can print a protocol of the specified calibration data.

In the open window you can enter different information which will be presented in your printout (for a later allocation to the protocol). With "Print" you start printing; the program automatically returns to the overview window.
In the protocol you will find the calibration settings of all inputs and outputs for gain and offset as well as the date of print.


The calibration is finished.

## 7 DA Add-On

With the DA add-on you have 8 analog outputs in total with a resolution of 16 bit (and a DAC each).
In the standard version two of these outputs go from DAC 3 and DAC 4 to the BNC plugs OUT 3 and OUT 4. The other 4 outputs connect DAC 5...DAC 8 to the pins $1 \ldots 4$ and $14 \ldots 17$ of the 25 -pin D-SUB socket CONN4 (see figure).
With the Gold-D option all additional outputs are connected to the pins of the DSub socket ANALOG OUT.


## ANALOG OUT

standard version
Gold-D Option
Fig. 12 - Pin assignment of the DA add-on
You program and calibrate the additional DACs like the DAC 1 and DAC 2 (see chapter 5.1, chapter 6 and chapter 12).

Connectors

Programming and calibration


## 8 CO1 Counter Add-On

The counter add-on Gold-CO1 (ordering option) has four 32-bit up/down counters with four-edge-evaluation.
The technical data of the counter add-on CO1 is described in the annex A.1.

### 8.1 Hardware

The counter add-on Gold-CO1 has four 32-bit up/down counters with four-edge-evaluation. You can configure and read out the counters individually as well as all together. (The block diagram shows the design of a single counter).
The counters can be internally or externally clocked and are read out via accompanying latches. All counters have each a Latch A and a Latch B. The counter values can be cleared or transferred in a latch by using programming commands or (if configured) when there is an external signal at CLR/LATCH.


Fig. 13 - Block diagram of the Gold-CO1 counter add-on
External clock input
Internal clock input

There are the following operating modes: event counting (external clock) and pulse width measurement (internal clock); see also chapter 8.3 / 8.4:
a) Event counting: Incrementing/decrementing of the counter is caused by external square-wave signals at the inputs A/CLK and B/DIR. A positive edge at CLR/LATCH either sets the counter to zero (CLR) or copies the counter values into the latch (LATCH).
The following modes are possible:

1. Clock and direction: A positive edge at CLK increments or decrements the counter values by one. The signal at DIR determines the counting direction ( $0=$ decrement; 1 = increment).
2. Four edge evaluation: Every edge of the signals (phase-shifted by 90 degrees) at A/CLK and B/DIR causes the counter to increment/decrement. The counting direction is determined by the sequence of the rising/falling edges of these signals. This mode is particularly used for quadrature encoders.
b) Pulse width measurement: Incrementing/decrementing of the counter is caused by an internal reference clock generator; a signal frequency of 5 MHz or 20 MHz can be used. The square-wave signal at CLR/LATCH is evaluated: With every positive edge the counter values are written to latch $A$, with a negative edge to latch $B$.
You can calculate:
3. the period duration of the input signal at CLR/LATCH from the values in latch A or latch B.
4. the pulse width and pause time from the values in latch $A$ and latch $B$

The counters are controlled by ADbasic instructions via a control register (instructions, see table in chapter 8.2).

At the inputs A/CLK, B/DIR and CLR/LATCH TTL-alike signals are necessary. More details and limit values can be found in the "Technical Data".


Counter inputs with TTL operation mode for Gold / Gold-D (single-ended; mode not available with Rev. B2)


Fig. 14 - Pin assignment of the CO1 add-on
In any case you have to set the input operation mode with the instruction Cnt_SE_Diff. This is done in pairs, i.e. the counters 1 and 2 together and the counters 3 and 4 together (see page 81).
With Rev. B2 differential operation mode can be set only, TTL operation mode (single ended) is available from Rev. B3.
Although all inputs for the CO1 add-on have a pull-down resistor, not-connected inputs can cause errors in an environment which is not protected against interferences. If you do not use a counter input, connect for safety reasons both lines of the (differential) input to a specified potential: Connect the positive input to +5 V and the negative input to GND. On the option Gold-D you can - via the connector Co Power in - supply a voltage, which is then available at the connectors C01...C04, e.g. for external increment encoder.
Please note: All minus inputs V1in (-) are galvanically connected to GND via a common line; the minus inputs V2in (-) have such a common connection, too.



Fig. 15 - Pin assignment counter voltage supply (Gold-D)

### 8.2 Software

The functions necessary for accessing the counters can be found in the include file:

```
<ADwGCnt.INC>
```

Therefore programming has to start with the include file, so that you can use the instructions in the following table. The instructions are described in chapter 12, starting from page 65.

| Instruction | Function |
| :--- | :--- |
| Cnt_Clear( )* | Clear counter |
| Cnt_Enable( ) | Disable or enable counter <br> (please note the already running counters) |
| Cnt_GetStatus(\#) | Read out status register (\# = counter no. 1...4) |
| Cnt_ResetStatus ( ) | Clear status register of all counters. |
| Cnt_InputMode( ) | Set CLR/LATCH input to CLR or LATCH mode |
| Cnt_Latch( )* | Latch counter values into Latch A |
| Cnt_Mode ( ) | Use external clock input or internal reference clock |
| Cnt_SE_Diff( ) | Set clock inputs to differential or single-ended (as pairs) |
| Cnt_Set ( ) | In combination with Cnt_Mode ( ): <br> Set counter mode or length of the internal reference clock |
| Cnt_Read (\#) | Read out counter values and transfer them to Latch A (\# = counter no. <br> $1 . . .4)$ |
| Cnt_ReadLatch(\#) | Read out Latch A (triggered by positive edge), (\# = counter no. 1...4) |
| Cnt_ReadFLatch(\#) | Read out Latch B (triggered by negative edge), (\# = counter no. 1...4) |

* These functions are reset after they have been executed. All other functions are reset by opposing functions.

Fig. 16 - Instructions of the Gold-CO1 counter add-on
With the instructions in the table matrix you are always effecting all counters (except Cnt_Read...). Therefore pay attention to the fact which bits you are setting or deleting. You will be able to effect every counter individually or all together.

Please configure the counters according to the following order:

1. Disable specified counter (Cnt_Enable)
2. Set operating mode (Cnt_Mode, Cnt_Set, Cnt_InputMode, Cnt_SE_Diff)
3. Clear counter (Cnt_Clear)
4. Enable counter (Cnt_Enable)

For further processing of the values in the ADbasic program, transfer the values into the latch register and read them out there.

Please pay attention to the fact that the Cnt_Set instruction depends on the Cnt_Mode instruction.

If you disable or enable a specified counter, then you also enable the running counters (= set bits). If you do not set the bits of these counters (unintentionally), they will be disabled.

### 8.2.1 Evaluation of the Counter Contents

The binary counters of the CO1 add-on generate 32-bit values, which are interpreted by ADbasic as numerical values according to the model of the circle below: The most significant bit (MSB) is interpreted as a sign, the highest positive number (231-1) follows the highest negative number ( -231 ) and the lowest positive number (0) follows the highest negative number ( -1 ).
inside:counter value (binary)
outside:ADbasic value


Fig. 17 - Circle for the interpretation of counter values
Please pay attention to the following rules for programming:

1. Process the read 32 -bit value only with variables of the type Integer or Long. ADbasic then keeps internally the read bit pattern unmodified and automatically considers the transition from the positive to the negative range of numbers. Then you get:
2. The count direction (up or down) can reliably be derived from the Sign of the difference: [new counter value] minus [old counter value] and not from the comparison of the counter values.

For programming please remember that an "overflow" between the reading out of two counts - i.e. the current counter value "laps" the last counter value which has been read out - is not registered. Such a lap overflow occurs after some $31 / 2$ minutes with an input frequency of 20 MHz or after more than 14 minutes with 5 MHz .
You will find several example programs for the CO1 add-on in the directory <C: \ADwin\ADbasic3\samples_ADwin_Gold> (standard installation).

### 8.3 Operating Mode Impulse/Event Counting

External square-wave signals at the inputs A/CLK and B/DIR clock the counters in this mode. With Cnt_Set you either activate the mode for determining the clock frequency and direction or the four edge evaluation.
The input CLR/LATCH (at high-signal) can be used to

- clear the counter (CLR)
- latch the counter values into latch register A (LATCH).



## Count direction

## "Overflow"

## Example programs

## Clear

Latch

### 8.3.1 Clock and Direction



Fig. 18 - Block diagram of the CO1 add-on in the mode "clock and direction"

Every positive edge of a square-wave signal at the CLK input (clock) is counted (incremented or decremented) up to a maximum frequency of 20 MHz . The direction is derived from a high signal (count up) or low signal (count down) at the DIR input (direction); This signal can be static, for a fixed count direction, or dynamic, for changing directions.


### 8.3.2 Four Edge Evaluation

This mode determines clock and direction of two signals, which are phase-shifted by 90 degrees to the inputs $A$ and $B$. The count direction is determined by the temporal sequence of the rising and falling edges of the two input signals.


Fig. 19 - Block diagram of the CO1 add-on in the mode "four edge evaluation"

## Please note:

- The counter counts 4 edges in one cycle of the A/B signal.
- The maximum count frequency is 20 MHz . Together with the 4 edges per cycle it will result in a maximum input frequency of 5 MHz .
- The time between an edge at A and an edge at B must not be shorter than 50 ns . Impulse widths or pause durations shorter than 100 ns are not incremented.
- Changing the phase-shift will have an effect on the maximum input frequency. If it differs from 90 degrees, the maximum input frequency of 5 MHz decreases for instance to 45 degrees at 2.5 MHz .

initialization ...
disable counters
clear counter(s)
external clock input (CLK) activate mode "four edge evaluation"
input CLR/LATCH as CLR input select single-ended inputs enable counter(s)
event loop ...
current counter value to latch A
read out latch A
evaluate counter value in process


### 8.4 Operating Mode Impulse Width and Period Width Measurement

In this operating mode an internal reference clock generator clocks the counter with a signal frequency of 20 MHz or (after a prescaler) 5 MHz . All counters have a switch in order to change the signal frequency. The period duration or pulse width of a squarewave signal at input CLR/LATCH can be measured.
In this mode you have to consider at high frequencies that your Processdelay remains smaller than a signal period, in order to acquire a cycle.


Programming example


Reference clock generator


### 8.4.1 Period Duration Measurement

All four counters can execute period duration measurements.


Fig. 20 - Block diagram of the CO1 add-on in the mode "period duration measurement"

In this mode, the counter values are latched into Latch A at every positive edge, and the previous data are overwritten. The pulse width will be derived from the counter value difference multiplied by the period duration of the reference clock.


### 8.4.2 Impulse Width and Pause Duration Measurements

All 4 counters measure impulse width and pause duration.


Fig. 21 - Block diagram of the CO1 add-on mode "impulse width/pause duration"

The counters 1 and 2 have two latches for positive (Latch A) and negative edges (Latch B). Thus, pulse and pause duration can be evaluated separately by calculating the differences of the latches.

initialization ...
disable counters
clear counter(s) mode "internal reference clock" with ...
... 20 MHz or ... 5 MHz reference frequency input CLR/LATCH as LATCH input select single-ended inputs enable counter(s) event loop ... read out latch A read out latch B evaluate counter value in process

### 8.4.3 Hardware addresses (CO1-add-on)

A process can be executed very quickly if you access directly the control and data register (see chapter 5.3 and instructions Peek and Poke in the ADbasic manual).
The hardware addresses of the CO1 add-on can be found in the annex (compare to list of instructions in chapter 8.2).

## 9 CAN add-on

The add-on Gold-CAN is equipped with several additional interfaces that are configured and operated individually:

- 4 SSI decoders (page 31)

The decoders can be used for the connection of incremental encoders with SSI interface. All inputs are differential and designed for RS422/485 level (5V).
The decoder inputs are located on the connectors CO1...CO4, where the inputs of the CO1 add-on can also be found.

- 2 CAN interfaces (page 33)

Depending on your requirements, you can order both interfaces either as highspeed or low-speed version. Switching in operation is not possible.

The inputs of the CAN 1 interface are located on the connectors CAN 1.1 and CAN 1.2, those of the CAN 2 interface on the connector CAN 2.

- 2 RSxxx interfaces (page 35)

Both interfaces can be configured separately per software to be operated as RS232 or RS485.
The interface inputs are located on the connectors COM1 and COM2.
The add-on Gold-CAN is only available in combination with the Gold-D option.

### 9.1 SSI Decoder

An incremental encoder with SSI interface can be connected to the decoders. The signals are differential and have RS422/485 levels.
The decoders either read out an individual value (on request) or they continously provide the current value.
The connections of the 4 decoders are on the connectors CO1...CO4 (15-pin, DSUB), on the pins $5,8,14$ and 15 (see fig. 22). If the device is equipped with the CO1 add-on the remaining pins are reserved for the counter connections.


Fig. 22 - Pin assignment SSI decoder
A voltage input to the connection CO Power in is supplied at the connectors CO1...CO4, for example for an external incremental encoder.
Please note: The negative inputs $\mathrm{U} 1_{\text {in }}(-)$ are galvanically connected with GND via a common line, the negative inputs $\mathrm{U} 2_{\text {in }}(-)$ have such a connection, too.


The following properties of the decoders can be set via software:

- Clock rates: With SSI_SET_CLOCK clock rates of approx. 40 kHz up to 1 MHz are possible with a pre-scaler.
- Resolution: Can be set with SSI_SET_BITS up to 32 bit.

Example: Conversion of Gray code


A conversion from Gray code into binary code is made with the routine below, which you have programmed in the ADbasic process.

REM PAR_1 = Gray value to be converted
REM PAR_2 = Flag indicating a new Gray value
REM PAR_9 = Result of the Gray-to-binary conversion

DIM m, n AS LONG

EVENT:

```
        IF(PAR_2=1) THEN 'Start of conversion
        m=0
        PAR_9=0
        FOR n=1 TO 32 'Go through all possible 32 bits
            m=(SHIFT_RIGHT(PAR_1,(32-n)) AND 1) XOR m
        PAR_9=(SHIFT_LEFT (m,(32-n))) OR PAR_9
        NEXT n
    PAR_2=0 'Enable next conversion
    ENDIF
```

Fig. 23 - Listing: Conversion of Gray code into binary code
The functionality of the decoders is easily programmed with ADbasic instructions:

| Range | Instructions |
| :--- | :--- |
| Initialization | SSI_Mode |
|  | SSI_Set_Bits |
|  | SSI_Set_Clock |
| Receiving of data | SSI_Read |
|  | SSI_Start |
|  | SSI_Status |

The instructions are in the include file <ADWGCAN. INC>. More information can be found in the ADbasic manual and the online help.

### 9.2 CAN Interface

The CAN interfaces 1 and 2 can be operated individually. Depending on your requirements, you can order both interfaces either as high-speed or low-speed version. Switching in operation is not possible.

### 9.2.1 Hardware Description

The connections of the interfaces 1 and 2 are located on the 9-pin DSUB connector:

- Interface 1: Connector (male) CAN 1.1 and connector (female) CAN 1.2. The pins of the connectors are internally connected with each other.
- Interface 2: Connector CAN 2.

The pinouts for CAN "High speed" and "Low speed" are different.


Fig. 24 - CAN: Pin assignments
Both interfaces have their individual CAN-GND potential; the potentials are both galvanically isolated from each other as well as from the mass potential (GND) of the enclosure.

The low speed version requires an external power supply of 12 V DC to run the CAN controller. The power must be supplied for each interface separately.
If the CAN interface functions as the physical termination of a high-speed CAN bus, it must be terminated with a $120 \Omega$ resistor (only the first or the last CAN node). CAN nodes, which are not positioned in an end-location, must not be terminated.
If termination is required for one (or both) interfaces, the pins CAN (+) and CAN ( - ) must be connected by a resistor of $120 \Omega$.

### 9.2.2 Description of the CAN interface

The CAN bus interface is equipped with the Intel ${ }^{\circledR}$ CAN controller AN82527 which works according to the specification CAN 2.0 parts $A$ and $B$ as well as to ISO 11898. You program the interface with ADbasic instructions, which are directly accessing the controller's registers.
Messages sent via CAN bus are data telegrams with up to 8 bytes, which are characterized by so-called identifiers. The CAN controller supports identifiers with a length of


Power supply
(Low speed only)
Bus Termination
(High speed only)

Message


11 bit and 29 bit. The communication, that means the management of bus messages, is effected by 15 message objects.
The registers are used for configuration and status display of the CAN controller. Here the bus speed and interrupt handling, etc. are set (see separate documentation "82527 - Serial Communications Controller, Architectural Overview" by Intel ${ }^{\circledR}$ )

The CAN bus can be set to frequencies of up to 1 MHz and is usually operated with 1 MHz ; with low speed CAN the max. frequency is 125 kHz . The CAN bus is galvanically isolated by optocouplers from the ADwin system.
An arriving message can trigger an interrupt which instantaneously generates an event at the processor. Therefore an immediate processing of messages is guaranteed.

## Message Management

The CAN controller identifies messages by an identifier; these are parameters in a defined bit length. The parameters $0 \ldots 2^{11}-1$ or $0 \ldots 2^{29}-1$ result from the bit length.
The controller stores each message (incoming or outgoing) in one out of 15 message objects. The message objects can either be configured to send or to receive messages. Message object 15 can only be used to receive messages.
After initializing the CAN controller all message objects are not configured.
Each message object has an identifier, which enables the user to assign a message to a message object.
In ADbasic a message is transferred to a message object using the array can_msg[], which can receive 8 data bytes plus the amount of data bytes ( 9 elements). When reading a message from the message object it can also be transferred to the array can_ msg[].

Sending a message is made as follows:

- You configure a message object to send and define the identifier of the object (instruction EN_TRANSMIT).
- Save the message in can_msg[].
- Send the message (instruction TRANSMIT). The message in the array can_ msg [] is transferred to the message object. As soon as the bus is ready, the message is sent (with the identifier of the message object).
Receiving a message is made as follows:
- You configure a message object to receive and define the identifier of the object (instruction EN_RECEIVE).
- The controller monitors the CAN bus if there are incoming messages and saves messages with the right identifier in the message object.
- Transfer the message from the message object into the array can_msg[] (instruction READ_MSG) and read out the corresponding identifier.
An arriving message overwrites the old data in the message object, which will be definitely lost. Therefore pay attention to reading out the data faster than you are receiving them. A data loss is indicated by a flag.
The message object 15 has an additional buffer, so that 2 messages can be stored there.
The allocation of an arriving message to a message object is automatically controlled by comparing its identifiers. The global mask (CAN registers $6 . . .7$ or $6 . . .9$ ) controls this comparison as follows:
- The identifier of the message is bit by bit compared to the identifier of the message object. If the relevant bits are identical, the message is transferred to the message object. Not relevant bits are not compared to each other, that is, the message is transferred to the object (if it depends on this bit).
- Relevant bits are set in the global mask.

With the global mask a message object is used for receiving messages with different identifiers (ID). The following example shows the assignment of the message IDs 1... 4 to the message object IDs $1 . . .4$, when all bits of the global mask are set, except the two least-significant bits (if you have an 11-bit identifier it is 11111111100b).

| Message ID | ID of the message object |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 1 | 2 | 3 | 4 |
|  | $\ldots . .001 \mathrm{~b}$ | $\ldots .010 \mathrm{~b}$ | $\ldots .011 \mathrm{~b}$ | $\ldots 100 \mathrm{~b}$ |
| 1 (...001b) | x | x | x | 0 |
| $2(\ldots .010 \mathrm{~b})$ | x | x | x | 0 |
| $3(\ldots .011 \mathrm{~b})$ | x | x | x | 0 |
| $4(\ldots 100 \mathrm{~b})$ | 0 | 0 | 0 | $x$ |

x : Message is admitted
0 : Message is not admitted
In this example the comparison of bit 2 is responsible for the assignment of the messages, because the bits $3 \ldots 10$ of the compared identifiers are identical $(=0)$ and the bits 0 and 1 are not compared, because they are set to zero in the global mask (= not relevant).

## Setting the bus frequency

The CAN bus frequency depends on the configuration of the controller.
The initialization with INIT_CAN configures the controller automatically to a CAN bus frequency of 1 MHz . If the CAN bus is to operate with a different frequency, just use the instruction SET_CAN_BAUDRATE.
With low speed CAN the maximum bus frequency is $125 \mathrm{kBit} / \mathrm{s}$.
In some special cases it may be better to select configurations other than those set with SET_CAN_BAUDRATE. For this purpose specified registers have to be set with the instruction Poke. The structure of the register is described in the controller documentation.

## Enable Interrupt / Trigger Event

A message object can be enabled to trigger an interrupt when a message arrives. The interrupt output of the CAN controller is connected to the event input of the processor. The processor reacts immediately to incoming messages without having to control the message input (polling).
You can enable the interrupts of several message objects. Which object has caused the interrupt can be seen in the interrupt register (5Fh): It contains the number of the message object that caused the interrupt. If the interrupt flag (new message flag) is reset in the message object, the interrupt register will be updated. If there is no interrupt the register is set to 0 . If another interrupt occurs during working with the first interrupt its source will be shown in the interrupt register. An additional interrupt does not occur in this case.

## Programming

The interface is easily programmed using ADbasic instructions:

| Range | Instructions |
| :--- | :--- |
| Initialization | Init_CAN |
|  | En_CAN_Interrupt |
|  | Set_CAN_Baudrate |
| Receiving and sending of data | CAN_Msg |
|  | En_Receive, En_Transmit |
|  | Read_Msg, Read_Msg_Con, |
|  | Transmit |
| Write / read access to the | Set_CAN_Reg |
| controller register | Get_CAN_Reg |

The instructions are in the include file <ADWGCAN. INC>. More information can also be found in the ADbasic manual and the online help.

### 9.3 RSxxx Interfaces

Each of the 2 RSxxx interfaces is equipped with the "Quad Universal Asynchronous Receiver/Transmitter" controller (UART), type TL16C754 from Texas Instruments ${ }^{\circledR}$. Functionality and programming of the interfaces are based on this controller.

Bus frequency for special cases

| Pin assignment |
| :--- |
| Bus termination |
| (RS485 only) |
| Baud rate |
| Data bits |
| Stop bits |
| Handshake |

Both interfaces can be operated individually with the RS232 or RS485 protocol. The physical difference between the protocols is the level of the signals, which are generated by special driver components on the bus.


If an RS485 interface functions as the physical bus termination, the terminator must be a resistor (only the first or last RS485 participant). RS485 participants, which are not positioned in an end-location, must not be terminated.
For the termination there is-if required for the chosen circuit type-a voltage of +5 V provided at pin 6 . For bus termination please note, that the voltage line is equipped with a $330 \Omega$ resistor.

### 9.3.1 Setting the interface parameters

Each interface has an input and an output FIFO with a length of 64 bytes each.
The settings of the interface parameters are made separately for each channel, using the controller register. Below the settings are described more detailed:

- Handshake: The interface is operated in 4 modes:

1. RS232 without handshake
2. RS232 with software handshake (Xon/Xoff)
3. RS232 hardware handshake (RTS/CTS). The signals RTS and CTS must be connected.
4. RS485

- Parity: In order to recognize an error or incorrect data during the transfer, a parity bit can be transferred at the same time. The parity can be even or odd or you can have no parity bit at all.
- Data bits: the active data to be transferred may be $5 . . .8$ bits long.
- Stop bits: The number of stop bits can be set to $1,1 \frac{1}{2}$ or 2 . Here the number of stop bits depends on the number of data bits:
- 5 data bits: 1 or $1 \frac{1}{2}$ stop bits.
- 6 ... 8 data bits: 1 or 2 stop bits.
- Baud rate: The physical data are between 35 Baud and 2.304MBaud; when using an RS-232 interface the maximum Baud rate is 115.2 kBaud .

The Baud Rates are derived by the clock rate of the module; the basic clock rate has a frequency of 2.304 MHz . Based on this fact, every Baud rate is possible that can be derived by an integer division of the basic frequency. The divisor can have values between 1. . .0FFFFh. The following table shows some common Baud rates and their divisors:

| Baud rate | Divisor |  | Baud rate | Divisor |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | dez. | hex. |  | dez. | hex. |
| 2304000 | 1 | 0001h | 19200 | 120 | 0078h |
| 1152000 | 2 | 0002h | 9600 | 240 | 00FOh |
| 460800 | 5 | 0005h | 4800 | 480 | 01EOh |
| 230400 | 10 | 000Ah | 2400 | 960 | 03C0h |
| 115200 | 20 | 0014h | 1200 | 1920 | 0780h |
| 57600 | 40 | 0028h | 600 | 3840 | 0F00h |
| 38400 | 60 | 003Ch | 300 | 7680 | 1E00h |

Fig. 25 - RS-xxx: Baud rates
Via a RS485 interface more than 2 participants can communicate with each other. (Contrary to the RS232 interface). With RS485 interfaces a bus can be set up.
Consider the following:

- There is no handshake, because a handshake is only possible between 2 participants.
- The interface must know if it should write to the bus or get data from the bus (RS485_SEND).


### 9.3.2 Programming

Functionality and programming of the interface depend on this controller. The controller is easily programmed with ADbasic instructions:

| Range | Instructions |
| :--- | :--- |
| Initialization | RS_Init, RS_Reset |
| Receiving and transmitting of data | RS485_Send, Read_FIFO, <br> Write_FIFO |
| Write and read access <br> to the controller register | Get_RS, Set_RS |

The instructions are in the include file <ADWGCAN. INC>. More information can also be found in the ADbasic manual and the online help.

## RS232

## Example programs

The following program illustrates the initialization of the serial RS232 interface in the INIT: section and the cyclic reading and writing of data in the EVENT : . section. The process is timer-controlled:
REM The program initializes the serial interface
REM in the Init: section.
REM In the Event: section data is exchanged between
REM the interfaces $1 \& 2$ of the $R S$ module.
REM The interfaces are tested with this program.
REM For this connect the interfaces with each other
REM befor starting the program.
\#INCLUDE adwpext.inc
DIM DATA_1[1000] AS LONG'Transmitted data
DIM DATA_2[1000] AS LONG'Received data
DIM lauf AS LONG 'Control variable

```
INIT:
    FOR run = 1 TO 1000 'Initialization of the transmit-
                                    'ted data
    DATA_1[run] = run AND 0FFh
    NEXT run
    REM Initialization of the interfaces:
    REM 9600 Baud, not parity bit, 8 data bits,
    REM 2 stop bits, RS232 witout handshake
    RS_INIT(19600.0.8,1,0)
    RS_INIT(2,9600, 0, 8, 1, 0)
    PAR_1 = 1
    PAR_4 = 1
```


## EVENT:

REM Read and write a data set
IF (PAR_1 <= 1000) THEN'Send data
PAR_2 = WRITE_FIFO(1,DATA_1[PAR_1])
IF (PAR_2 = 0) THEN INC PAR_1
ENDIF

```
PAR_3 = READ_FIFO(2) 'Read data
If (PAR_3 <> -1) THEN
        DATA_2[PAR_4] = PAR_3
        INC PAR_4
    ENDIF
    IF (PAR_4 > 1000) THEN END'All data are transmitted
```

In this example the RS485 interface is a passive participant, which reads data coming from the input. If a specified value (55) is received, the interface starts to send. It sends continuously the value 44.

REM Interface 2 reads all data coming from the bus
REM until it receives the value 55. Now the interface REM becomes active and sends the value 44.
\#include adwgcan.inc
dim ret_val, val as Long
init:
rs_reset()
REM Initialization of the interfaces:
REM 38400 Baud, no parity bit, 8 data bits,
REM 1 stop bit, RS485 software handshake
rs_init(1, 38400, 0, 8, 0, 3)
rs_init (2, 38400, 0, 8, 0, 3)
rs485_send(1,1) 'Send interface 1
rs485_send (2,0) 'Receive interface 2
event:
val $=$ read_fifo(2) 'Read data from interface 2
if (val = 55) then
rs485_send(2,1) 'Send interface 2
ret_val = write_fifo(2,44) 'Write data
endif

## RS485

## 10 ADwin-Gold-Boot

This option is only available in an ADwin-Gold-ENET.
ADwin-Gold-Boot starts a previously programmed application automatically after power-up. After installation of this application an operation without computer is possible.
With ADwin-Gold-Boot the following steps are executed after power-up:

- Loading the operating system
- Loading of the compiled processes, compiled by ADbasic (max. 10).
- Automatic starting of the process no. 10. Here you have also to program the start of all other processes.

If you do not wish to work with the boot loader option:

- Boot the system after power-up and the previously saved processes are disabled.
- After switching off and powering up anew, the boot loader option is enabled again.
By programming the Flash-EEPROM without processes and only with the file <ADwin9. btl> the system will only be booted after power-up, but no processes can be executed.
With the installation of the ADwin Developer-Software from the supplied ADwin CDROM, the utility program for the boot loader (ADethflash) is automatically copied. You should have a CDROM version 3.00.2735 or a later version.
Use the program <ADethflash.exe> for an ADwin-Gold system with Ethernet interface.
At standard installation you will find the program in the directory
<C:\ADwin\Tools\Ethernet Interface\...>.

You will find information about the boot loader with Ethernet interface in the ADwin Driver Installation manual.

In combination with the Ethernet interface and boot loader you can write or read out 2000 long or float values à 32-bit via ADbasic processes into/from the Flash- EEPROM. A more detailed description can be found in the program <ADethflash. exe> by clicking on "Info about eeprom support".


Disable boot loader

Help for Ethernet interface

2000 values you can freely dispose of

## 11 Accessories

The following accessories are available for the ADwin-Gold:

- ADwin-Gold-pow: external 12V power supply unit (necessary for notebook operation).
On the secondary side ADwin-Gold-pow provides 12 Volt at a maximum load of 2 Ampere. The power supply unit is rated for the highest load and maximum expansions of the ADwin-Gold.

Please pay attention to the fact that the USB, Ethernet cables are sufficiently shielded, in order to avoid interferences in the data lines. Interferences have to be passed before entering the chassis via GND (ground). (See also chapter 3 "Operating Environment").

- various lengths of power supply and USB or Ethernet cable
- Gold-Mount: kit for installation of the ADwin-Gold system on a DIN rail.
- cable connector for an external power supply


## 12Software

You are programming ADwin-Gold - all add-ons included - with simple ADbasic instructions. Basic instructions are described in the ADbasic manual.
Instructions for access of inputs / outputs and interfaces be found on following pages:

- page 44ff: Analog Inputs / Ouputs
- page 56ff: Digital Inputs / Ouputs
- page 65ff: Counters
- page 83ff: CAN interface
- page 98ff: RSxxx interface
- page 108ff: SSI interface


### 12.1 Analog Inputs and Outputs

This section describes the following instructions:

- DAC (page 45)
- ADC (page 46)
- ADC12 (page 48)
- ReadADC (page 50)
- ReadADC12 (page 51)
- Set_Mux (page 52)
- Start_Conv (page 54)
- Wait_EOC (page 55)


## DAC outputs a defined voltage on a specified analog output.

## Syntax

DAC (dac_no, value)

## Parameters

dac_no Number of the analog output (1...8). $\qquad$
val Value in digits, which defines the voltage to be LONG output (0...65535).

## Notes

If you specify value beyond the permissible value range, it will automatically be set to the system-specific minimum or maximum value.

## See also

ADC

## Valid for

Gold, Gold-DA

## Example

REM Digital proportional controller
Dim set_to, gain, diff, Out As Long 'Declaration

## Event:

set_to = Par_1 'Setpoint
gain = Par_2 'Dimension
diff = set_to - ADC(1)'Calculate control deviation
Out = diff * gain 'Calculate actuating value
DAC(1, Out) 'Output of the actuating value

## DAC

號

ADC
ADC measures the voltage of an analog input and returns the corresponding digital value.
If specified, the return value is multiplied by a gain factor.
For the 12-/14-bit converter use the instruction ADC12.

## Syntax

```
ret_val = ADC(channel{,gain})
```


## Parameters

| channel | Number (1...16) of the analog input channel. | LONG |
| :--- | :--- | :--- |
| gain | Optional: gain factor (1, 2, 4, 8). | LONG |

ret_val Measurement value in digits (0...65535).

## Notes

ADC is a combination of consecutive functions:

- Set_Mux: Set the multiplexer to the specified input channel.
- Wait for settling of the multiplexer.
- Start_Conv: Start measurement: Convert analog signalconsidering the gain factor-to a digital value.
- Wait_EOC: Wait for the end of conversion.
- ReadADC: Read out digital value from the register and return it.

Multiplexer settling time and conversion time are given on page 14.
If you indicate a non-existing input channel the measurement result will be undefined.

The execution time for the instruction depends on the system you use. You will find Information about the multiplexer settling time and the conversion time in the hardware documentation of your system.
If you set the process cycle time (Processdelay) to a value less than $20 \mu \mathrm{~s}$, the execution time of the instruction is only half as long. This is possible, because the compiler skips the waiting time for the settling of the multiplexer. It is assumed that you want to execute a measurement without setting the multiplexer.
If (at such short cycle times) you require the first measurement to be correct, you have to set the multiplexer to the specified input channel prior to using the instruction ADC with Set_Mux for the first time. This time has to be at least as long as the multiplexer settling time.
In the following examples the instructions Set_Mux, Start_Conv, Wait_EOC and ReadADC should be used instead of ADC in the following cases:

- Very short cycle times: Processdelay < 240 (s.a.).
- High internal resistance ( $>3 \mathrm{k} \Omega$ ) of the voltage source of the measurement signal: This increases the settling time of multiplexer.
- You want to use inevitable waiting times for additional program tasks.

The measurement range depends on the gain factor:

| Gain factor | Input voltage <br> range | Measure- <br> ment range |
| :---: | :---: | :---: |
| 1 | $-10 \mathrm{~V} \ldots 10 \mathrm{~V}$ | 20 V |
| 2 | $-5 \mathrm{~V} \ldots 5 \mathrm{~V}$ | 10 V |
| 4 | $-2.5 \mathrm{~V} \ldots 2.5 \mathrm{~V}$ | 5 V |
| 8 | $-1.25 \mathrm{~V} \ldots 1.25 \mathrm{~V}$ | 2.5 V |

With the following formula you can calculate the measured voltage from the returned digital value.

$$
\text { Voltage }=\left(\text { Digits }-32768_{\text {bipolar }}\right) \cdot \frac{\text { measurement range }}{65536}
$$

The following values, shown in the table below, apply in case you have chosen a gain of 1 (measurement range of 20 Volt):

| Measurement range | Return value of ADC |  |  | $\begin{aligned} & 1 \text { Digit } \\ & \text { is } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 | 32768 | 65535 |  |
| 20V | -10V | OV | $\begin{aligned} & +9.999695 \\ & \text { V } \end{aligned}$ | $305.175 \mu \mathrm{~V}$ |

## See also

ADC12, ReadADC, Set_Mux, Start_Conv,Wait_EOC, DAC

## Valid for

Gold

## Example

Dim iw As Long 'Declaration

## Event:

'Measure analog input 1 with gain of 4 $\mathrm{iw}=\mathrm{ADC}(1,4)$
'Write measurement value into global variable, so
'that the computer can read it
Par_1 = iw

ADC12
ADC12 measures the voltage of an analog input via 12-bit (rev. A) or 14-bit converter (rev. B).
The measurement value is returned in digits, multiplied by a gain factor if specified.
For the 16-bit converter use the instruction ADC.

## Syntax

```
ret_val = ADC12(channel\{,gain\})
```


## Parameters

channel Number (1...16) of the analog input channel.
ret_val Measurement result in digits:
12-bit: $0,16,32, \ldots, 65520$
14-bit: 0, 4, 8, ..., 65532.

## Notes

ADC12 is a combination of consecutive functions:

- Set_Mux: Set the multiplexer to the specified input channel.
- Wait for settling of the multiplexer.
- Start_Conv: Start measurement: Convert analog signalconsidering the gain factor-to a digital value. If specified, the digital value is multiplied by a gain factor.
- Wait_EOC: Wait for the end of conversion.
- ReadADC12: Read out digital value from the register and return it.

Multiplexer settling time and conversion time are given on page 14.
If you indicate a non-existing input channel the measurement result will be undefined.

The execution time for the instruction depends on the system you use. You will find Information about the multiplexer settling time and the conversion time in the hardware documentation of your system.
The steps of 16 and 4 of the returned measurement values result from the fact that the 12-bit and 14-bit conversion results are returned each as a 16-bit value: The bits 0 to 3 are always 0 (zero) with 12-bit converters and bits 0 and 1 with 14-bit converters.
In the following examples you should use the instructions Set_Mux, Start_Conv, Wait_EOC and ReadADC12 instead of ADC in the following cases:

- Very short cycle times: Processdelay < 200: ADC12 cannot be executed during the cycle time.
- High internal resistance ( $>3 \mathrm{k} \Omega$ ) of the voltage source of the measurement signal: This increases the settling time of multiplexer.
- You want to use inevitable waiting times for additional program tasks.

The measurement range depends on the gain factor.

| Gain | Input voltage <br> range | Meas. range |
| :---: | :---: | :---: |
| 1 | $-10 \mathrm{~V} \ldots 10 \mathrm{~V}$ | 20 V |
| 2 | $-5 \mathrm{~V} \ldots 5 \mathrm{~V}$ | 10 V |
| 4 | $-2.5 \mathrm{~V} \ldots 2.5 \mathrm{~V}$ | 5 V |
| 8 | $-1.25 \mathrm{~V} \ldots 1.25 \mathrm{~V}$ | 2.5 V |

With the following formula you can calculate the measured voltage from the returned digital value:

$$
\text { Voltage }=\left(\text { Digits }-32768_{\text {bipolar }}\right) \cdot \frac{\text { measurement range }}{65536}
$$

The following values, shown in the table below, apply in case you have chosen a gain of 1 (measurement range of 20 Volt):

| Measurement <br> range | Return value of ADC12 <br> 0 |  | 32768 | 65535 |
| :--- | :--- | :--- | :--- | :--- | | 1 Digit |
| :--- |
| is |

## See also

ADC, ReadADC12, Set_Mux, Start_Conv,Wait_EOC

## Valid for

Gold

## Example

Dim iw As Long 'Declaration

## Event:

'Measure analog input 1 with a gain of 4
iw = ADC12(1,4)
'Write measurement value into global variable so that
'the computer can read it.
Par_1 = iw

## ReadADC

READADC returns a converted value from a 16-bit A/D-converter.

## Syntax

ret_val = ReadADC(adc_no)

## Parameters

adc_no $\quad$ Number $(1,2)$ of the 16-bit converter to read. $\quad$ LONG
ret_val Measurement value in digits which corresponds to LONG the voltage at the converter's input.

## Notes

ReadADC12 reads the converted values of the 12-bit or 14-bit A/D converter.

## See also

ADC, ReadADC12, Set_Mux, Start_Conv,Wait_EOC

## Valid for

Gold

```
Example
    Event:
        'Set multiplexer: ADC1 to channel 3, ADC2
        'to channel 4 (without gain)
        Set_Mux(1001b)
        Rem wait for MUX settling time
        Rem
        Start_Conv(11b) 'Start conversion for both ADCs
        Wait_EOC(11b)
        Par_1 = ReadADC(1) 'Read value of ADC1
        Par_2 = ReadADC(2) 'Read value of ADC2
```

READADC12 returns a converted value from one of the two 12-bit/14-bit A/D converters.

## Syntax

ret_val = ReadADC12(adc_no)

## Parameters

adc_no
Number $(1,2)$ of the 12 -bit converter to read.
ret_val Measurement value in digits, which corresponds LONG to the voltage at the converter's input.

## Notes

ReadADC reads the converted value of the 16-bit A/D converter.
The A/D converters (ADC) divide the measurement range of 20 Volts into equal steps (digits), these are 4096 digits with 12-bit ADC and 16384 with 14-bit ADC.
In order to make comparing these values to the measurement values of the 16-bit ADC's easier, the instruction ReadADC12 returns the result "left-aligned" descending from bit 15; the bits 3... 0 (12-bit ADC) or $1 . . .0$ (14-bit ADC) have always the value 0 .
Therefore using the instructions ReadADC and ReadADC12 to measure the same voltage always return the same result in bits $31 \ldots 4$ or $31 \ldots 2$.

## See also

ADC12, Set_Mux, Start_Conv,Wait_EOC

## Valid for

Gold

## Example

Dim val1, val2 As Long

## Event:

'Set multiplexer: ADC12-1 to channel 3, ADC12-2
'to channel 4 (without gain)
Set_Mux(1001b)
Rem wait for MUX settling time
Rem ...
Start_Conv(11000b) 'Start conversion for both ADCs
Wait_EOC(11000b) 'Wait for end of conversion
val1 $=$ ReadADC12(1) 'Read value of ADC12-1
val2 $=$ ReadADC12(2) 'Read value of ADC12-2

## ReadADC12

$\square$  $\square$

Set_Mux
SET_MUX sets one or more A/D input multiplexers and the corresponding gain for the specified measurement channel.

## Syntax

Set_Mux(pattern)

## Parameters

pattern Bit pattern for the allocation of measurement LONG channels and gain.

| Bit <br> no <br> $\cdot$ | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | PGA 2 | PGA 1 | MUX 2 |  | MUX 1 |  |  |  |  |  |

PGA 1 / 2 bits (6... 7 / 8...9) each determine the gain factor of the multiplexer:

2 Bits PGA 1 / PGA 2
00: Factor 1
01: Factor 2
10: Factor 4
11: $\quad$ Factor 8
MUX 1 / 23 bits each ( $0 \ldots 2$ / 3...5) determine the channel to which the multiplexer is set:

| 3 bits | MUX 2 | MUX 1 |
| :--- | :--- | :--- |
| $000:$ | channel 2 | channel 1 |
| $001:$ | channel 4 | channel 3 |
| $010:$ | channel 6 | channel 5 |
| $011:$ | channel 8 | channel 7 |
| 100: | channel 10 | channel 9 |
| 101: | channel 12 | channel 11 |
| 110: | channel 14 | channel 13 |
| $111:$ | channel 16 | channel 15 |

## Notes

Please consider that when setting the multiplexer to another channel a specified settling time is required. You should only start the conversion after this settling time has elapsed.
Multiplexer settling time and conversion time are given on page 14.
It is preferable to use a binary code (suffix "b") for the bit pattern. This will make it easier to display the bit pattern than if you use a decimal or hexadecimal representation although it is still possible to use these.

## See also

ADC, ADC12, ReadADC, ReadADC12, Start_Conv,Wait_EOC

## Valid for

Gold

## Example

To set the multiplexer of ADC1 to channel 5 and to gain 8 and at the same time the multiplexer of ADC2 to channel 10 and gain 2, you need the bit pattern: 0111100010b (decimal: 482).

## Dim val As Long

## Event:

```
Set_Mux(0111100010b)'Set multiplexer (s.a.)
'Wait here for the settling time of the multiplexer
'by inserting some instructions.
Start_Conv(1) 'Start AD-conversion ADC1
Wait_EOC(1) 'Wait for end of conversion of
ADC1
val \(=\) ReadADC(1) 'Read value of ADC1
```

Start_Conv
START_CONV can start the conversion of one or more A/D converters as well as of all the D/A converters.

## Syntax

Start_Conv(pattern)

## Parameters

pattern Bit pattern that specifies which converters should CONST be started (only bits $0 . . .4$ can be used):
1: start conversion.
0 : do not start conversion.

| Bit no. | $31 \ldots 5$ | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC1, 16-bit | - | - | - | - | - | $x$ |
| ADC2, 16-bit | - | - | - | - | $x$ | - |
| all DACs | - | - | - | $x$ | - | - |
| ADC1, 12-bit | - | - | $x$ | - | - | - |
| ADC1, 14-bit |  |  |  |  |  |  |
| ADC2, 12-bit | - | $x$ | - | - | - | - |
| ADC2, 14-bit |  |  |  |  |  |  |

## Notes

ADC1 and ADC2 can either be 12-bit, 14-bit or 16-bit analog-to-digital converters. For more information see page 10.
You can only use constants as parameters, variables are not allowed.
It is preferable to use a binary code (suffix "b") for the bit pattern. This will make it easier to display the bit pattern than if you use a decimal or hexadecimal representation although it is still possible to use these.

## See also

ADC, ADC12, ReadADC, ReadADC12, Set_Mux,Wait_EOC

## Valid for

Gold

## Example

Dim val1 As Long
Event:
Set_Mux(0) 'Set multiplexer to channel 1
'Bypass the settling time with command lines
Start_Conv(1) 'Start ADC1 A/D-conversion
Wait_EOC(1)
'Wait for end of conversion
val1 = ReadADC(1)
'Read out value
Multiplexer settling time see page 14.

WAIT_EOC waits for the end of the conversion cycle of a specified A/D-converter.

## Syntax

Wait_EOC(pattern)

## Parameters

pattern Bit pattern that specifies which converters are to CONST be waited for (only bits 0... 4 can be used).

| Bit no. | $31 \ldots$ <br> 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 5 |  |  |  |  |  |
| ADC1, 16-bit | - | - | - | - | - | $x$ |
| ADC2, 16-bit | - | - | - | - | $x$ | - |
| ADC1, 12/14- <br> bit | - | - | $x$ | - | - | - |
| ADC2, 12/14- <br> bit | - | $x$ | - | - | - | - |

## Notes

If you set more than one of the bits, you have to wait for the conversion to finished for all of the relevant ADCs.

Always select the bits of existing ADCs. Otherwise the communication in a high-priority process between ADwin system and computer will be interrupted.

## See also

ADC, ADC12, ReadADC, ReadADC12, Set_Mux, Start_Conv
Valid for
Gold

## Example

Dim val As Long
Event:
Set_Mux(001000b) 'Set MUX of ADC2 to channel 4 'Bypass the settling time of the multiplexer with 'command lines
Start_Conv(2) 'Start A/D-conversion ADC2 Wait_EOC(2) 'Wait for end of conversion at 'ADC2 val = ReadADC(2) 'Read out value
Multiplexer settling time see page 14.

## Wait_EOC

### 12.2 Digital Inputs and Outputs

This section describes the following instructions:

- Clear_Digout (page 57)
- Conf_DIO (page 58)
- Digin (page 59)
- Digin_Word (page 60)
- Digout_Word (page 61)
- Set_Digout (page 63)

CLEAR_DIGOUT sets one of the digital outputs to 0 (TTL low).

## Syntax

Clear_Digout(bit_no)

## Parameters

bit_no Bit number (0...15) which specifies the output CONST (see table).

| bit_no | 0 | 1 | $\ldots$ | 14 | 15 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Output | DIO16 | DIO17 | $\ldots$ | DIO30 | DIO31 |

## Notes

Clear_Digout accepts only constants as parameter. If you want to specify the output to be deleted using a variable, use Digout_Word.

You have to configure the relevant channel as output, otherwise Clear_Digout has no effect.
With Conf_DIO you can configure the digital channels in groups of 8 inputs or outputs. We recommend the digital channels to be configured with Conf_DIO(1100b): Channels 0... 15 as inputs, channels $16 \ldots 31$ as outputs.
Clear_Digout clears a bit in the output register of the channels DIO16...DIO31. Therefore a TTL low is set at the corresponding channel, as long as it has been defined as output.

If you want to set one of the channels $0 . .15$ to 0 , clear the corresponding bit in the output register of the channels DIO0...DIO15 (note: Configure the channel as output first). Follow these steps (see example below):

- Read out the register with Peek.
- Clear the bit belonging to the channel (And masking).
- Write the value back into the register with Poke.

You will find the register number in the table in the annex, chapter A.2.

## See also

Clear_Digout, Conf_DIO, Digout_Word, Set_Digout, Peek, Poke, And

## Valid for

Gold

## Example

Dim val As Long 'Declaration

Init:
Set_Digout(0) 'Set digital output DIO16 to 1

## Event:

```
val = ADC(1) 'Measurement data acquisition
    If (val > 3000) Then
        Clear_Digout(0) 'Clear dig. output DIO16
    EndIf
```

A subroutine which sets a single bit of the DIO lines $0 . . .15$ to 0 could be as follows:

```
Sub CLEAR_DIGOUT_CONN1(bitno)
    Poke(204001C0h, Peek(204001C0h) And Not(Shift_Left(1,bitno))
)
EndSub
```


## Conf_DIO

CONF_DIO configures the 32 digital channels in groups of 8 as inputs or outputs.

## Syntax

Conf_DIO(pattern)

## Parameters

pattern Bit pattern that configures the digital channels as CONST inputs or outputs:
Bit=0: Channels as inputs.
Bit=1: Channels as outputs.

| Bitno. <br> pattern | in | $15 \ldots 4$ | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Channels | - | DIO31 | DIO23 | DIO15 | DIO07 |  |
|  |  | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ |  |
|  |  | DIO24 | DIO16 | DIO08 | DIO00 |  |

## Notes

Conf_DIO accepts only a constant as parameter pattern.
The digital channels are initially configured as inputs after power-up (and cannot be used as outputs). They can only be configured in groups of 8 as inputs or outputs.
It is recommended that you use the binary representation (suffix "b"). It shows the allocation of bits to channel groups more clearly than decimal or hexadecimal representations which can still be used if desired.

We recommend the use of the configuration Conf_DIO (1100b ), which specifies DIO00...DIO15 as inputs and DIO16...DIO31 as outputs.
The instructions Clear_Digout, Set_Digout, Digin_Word, Digout_Word, Digin are dependent on this configuration; a different configuration can interfere with or prevent the proper operation of these commands.

If you use a configuration other than the recommend configuration, you can only set and process the digital channels if you read out or write into the corresponding hardware registers with Peek and Poke commands (see table in the annex, chapter A.2).

## See also

Clear_Digout, Digin, Digin_Word, Digout_Word, Set_Digout, Peek, Poke

## Valid for

Gold

## Example

REM Configure DIO00...DIO15 as inputs
REM and DIO16...DIO31 as outputs
Conf_DIO(1100b)

DIGIN returns the value of one of the digital inputs DIO00...DIO15.

## Syntax

```
ret_val = Digin(channel_no)
```


## Parameters

channel_n Number which specifies the input to be queried LONG o (see table below).
ret_val 1: TTL-level high.
0: TTL-level low.

| channel_no | 0 | 1 | $\ldots$ | 14 | 15 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input No. | DIO00 | DIO01 | $\ldots$ | DIO14 | DIO15 |

## Notes

Digin accepts only a constant as parameter channel_no.
Digin fits best for the reading of few bits. If several bits are to be read (e.g. in a loop), the usage of the instruction Digin_Word is definitely quicker. Please remember this for time-critical applications in particular.

The instruction requires that you configure the relevant channel as input. If the channel is configured as output it will return an irrelevant value.

Conf_DIO can be used to configure the digital channels as inputs or outputs in groups of 8 . We recommend that you configure using Conf_DIO(1100b) which specifies: Channels 0... 15 as inputs and channels 16... 31 as outputs.

If you need the value of one of the channels DIO16...DIO31, then read out the corresponding bit from the input register of these channels. These channels must be configured as inputs first. Follow these steps (see 2nd example DIGIN_CONN2):

- Read out the register with Peek.
- Clear all bits except the one belonging to the channel (And-masking).

You will find the register number in the table in the annex, chapter A.2.

## See also

Conf_DIO, Digin, Digin_Word, Digout_Word, Peek, And

## Valid for

Gold

## Example

Dim Data_1[10000] As Long As FIFO

## Event:

'Is digital input 0 set?
If (Digin(0) = 1) Then
Data_1 = ADC(1) 'Measurement data acquisition EndIf

A function returning the value of one of the channels DIO16...DIO31 could be as follows:
Function DIGIN_CONN2(bitno) As Long DIGIN_CONN2=Shift_Right(Peek(204001B0h), bitno) And 1 EndFunction

## Digin

Digin_Word
DIGIN_WORD returns the values of all digital inputs at the same time.

## Syntax

```
ret_val = Digin_Word()
```


## Parameters

ret_val Bit pattern that corresponds to the TTL-levels at LONG the digital inputs (see table).
1: TTL-level high .
0: TTL-level low.

| Bit number in <br> ret_val | $31 \ldots$ <br> 16 | 15 | 14 | $\ldots$ | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input No. | - | DIO15 | DIO14 | $\ldots$ | DIO01 | DIO00 |

## Notes

Digin_Word requires that you have configured the channels DIO00...DIO15 as inputs. If these channels are configured as output channels, no useful value is returned.
With Conf_DIO you can configure the digital channels as inputs or outputs in groups of 8 . We recommend that you configure them using Conf_DIO (1100b) which specifies: Channels $0 . . .15$ as inputs, channels $16 \ldots 31$ as outputs.

If you need the values of the channels DIO16...DIO31, read out the input register of these channels (please note: Configure the channels as inputs first); see also 2nd example DIGIN_WORD_CONN2. You will find the register number in the annex, chapter A.2. The bits in this return value are allocated to the channels as follows:

| Bit No. | $31 \ldots$ <br> 16 | 15 | $\ldots$ | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| Input No. | - | DIO31 | $\ldots$ | DIO17 | DIO16 |

## See also

Conf_DIO, Digout_Word, Peek

## Valid for

Gold

## Example <br> Dim Data_1[10000] As Long As FIFO

## Event:

'Querying if the inputs 0 and 1 are set
If ((Digin_Word() And 11b) = 11b) Then
Data_1 = ADC(1) 'Measurement data acquisition EndIf

A function which returns the value of the channels DIO16...DIO31, could be as follows:
Function DIGIN_WORD_CONN2() As Long DIGIN_WORD_CONN2=Peek(204001B0h) EndFunction

DIGOUT_WORD sets with a bit pattern all digital outputs to defined TTL-levels.

## Syntax

Digout_Word(pattern)

## Parameters

pattern

Bit pattern that corresponds to the TTL-levels at $\qquad$ the digital outputs (see table).
1: Set to TTL-level high.
0: Set to TTL-level low.

| Bit-Nr. <br> pattern | in | $31 \ldots 16$ | 15 | $\ldots$ | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Ausgang Nr. | - | DIO31 | $\ldots$ | DIO17 | DIO16 |  |

## Notes

Digout_Word requires that you have configured the channels DIO16...DIO31 as outputs. Otherwise it has no effect.

With Conf_DIO you can configure the digital channels as inputs our outputs in groups of 8 . We recommend that you configure using Conf_DIO(1100b )which specifies: Channels 0... 15 as inputs, channels 16... 31 as outputs.

If you want to set the outputs of the channels DIO00...DIO15, write the corresponding bit pattern to the output register of these channels (please note: Configure channels as outputs first); see also 2nd example DIGOUT_WORD_CONN1. You will find the register number in the annex, chapter A.2.

## See also

Conf_DIO, Digin_Word, Clear_Digout, Set_Digout, Poke

## Valid for

Gold

## Example

Dim value As Long
Init:
REM Configure inputs and output (for ADwin-Gold only) Conf_DIO(1100b)

Event:

```
    value = ADC(1) 'Measurement data acquisition
    If (value > 3000) Then
        Digout_Word(101b)
    'Is the limit value exceeded?
    'Set outputs 0 and 2,
    'clear all other outputs
    EndIf
```

Digout_Word

A program setting TTL-levels of channels DIOOO ... DIO15, could be as follows:

## Init:

Conf_DIO(1111b) 'configure all channels as outputs

## Event:

If (ADC(1) > 3000) Then 'value limit exceeded? Digout_Word_CONN1(0FFFh) 'set outputs 0... 15
EndIf
Sub Digout_Word_CONN1(value)
Poke(204001C0h, value)
EndSub

SET_DIGOUT sets one of the digital outputs to 1 (TTL-level high).

## Syntax

Set_Digout(bit_no)

## Parameters

bit_no Bit number (0...15) which specifies the output CONST (see table).

| bit_no | 0 | 1 | $\ldots$ | 5 | $\ldots$ | 15 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Output in <br> ADwin-Gold | DIO16 | DIO17 | $\ldots$ | DIO21 | $\ldots$ | DIO31 |
| Output in <br> ADwin-light- <br> 16 | 0 | 1 | $\ldots$ | 5 | - | - |
| $\quad$ |  |  |  |  |  |  |

## Notes

Set_Digout accepts only a constant as parameter bit_no.
Set_Digout fits best for the setting of few bits. If several bits are to be set (e.g. in a loop), the usage of the instruction Digout_Word is definitely quicker. Please remember this for time-critical applications in particular.

If you want to set the output using a variable, use the instruction Digout_Word.
Set_Digout requires that you have previously configured the corresponding channel as an output. Otherwise it performs no action.
With Conf_DIO you can configure the digital channels as inputs or outputs in groups of 8 . We recommend that you configure them using Conf_DIO(1100b)which specifies: Channels $0 . .15$ as inputs, channels 16... 31 as outputs.

Set_Digout sets one bit in the output register of the channels DIO16...DIO31. If you have set the corresponding channel as output it will generate a TTL-level high.
If you want to set one of the channels $0 . .15$ to 1 , set the corresponding bit in the output register of the channels DIO0...DIO15 using the Poke command (note: Configure the channel as output first). Follow these steps (see 2nd example SET_DIGOUT_CONN1):

- Read out the register with Peek.
- Set the bit belonging to the channel (Or-masking).
- Write the value with Poke into the register.

You will find the register number in the annex, chapter A.2.

## See also

Clear_Digout, Conf_DIO, Digout_Word, Peek, Poke, And

## Valid for

Gold

## Set_Digout

## 

## Example

Dim val As Long

## Init:

'Configure digital inputs/output (ADwin-Gold only)
Conf_DIO(1100b)

## Event:

```
val = ADC(1) 'Measurement data acquisition
If (val > 3000) Then
Set_Digout(0) 'Set digital output DIO16 to 1
EndIf
```

A subroutine which sets a single bit of the DIO-lines $0 . . .15$ to 1 could be as follows:
Sub SET_DIGOUT_CONN1(bitno)
Poke(204001C0h, Peek(204001C0h) Or Shift_Left(1,bitno) ) EndSub

### 12.3 Counter

This section describes the following instructions:

- Cnt_Clear (page 66)
- Cnt_Enable (page 67)
- Cnt_GetStatus (page 68)
- Cnt_InputMode (page 69)
- Cnt_Latch (page 70)
- Cnt_Mode (page 72)
- Cnt_Read (page 73)
- Cnt_ReadLatch (page 74)
- Cnt_ReadFLatch (page 76)
- Cnt_ResetStatus (page 78)
- Cnt_Set (page 80)
- Cnt_SE_Diff (page 81)


## Cnt_Clear

Cnt_Clear sets one or more counters to zero, according to the bit pattern in pattern.

## Syntax

\#Include ADWGCNT.Inc
Cnt_Clear(pattern)

## Parameters

pattern Bit pattern. $\quad$ LONG
Bit = 0: no influence.
Bit =1: set counter to zero.

| Bit no. | $31 \ldots 4$ | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Counter | - | 4 | 3 | 2 | 1 |

no.

## Notes

After Cnt_Clear has been executed the bit pattern is automatically reset to 0 (zero), so the counters start counting from 0.

## See also

Cnt_Enable, Cnt_GetStatus, Cnt_InputMode, Cnt_Latch, Cnt_Mode, Cnt_Read, Cnt_ReadLatch, Cnt_ReadFLatch, Cnt_ResetStatus, Cnt_Set, Cnt_SE_Diff

## Valid for

Gold-CO1

## Example

\#Include ADWGCNT.Inc
Dim old_1, new_1 As Long'Dimension
Dim old_2, new_2 As Long'the variables

## Init:

old_1 = $0 \quad$ 'Initialize
old_2 = 0 'the variables
Cnt_SE_Diff(11b) 'All counter inputs differential
Cnt_Mode(0) 'All counters on external clock
input
Cnt_Set(11b) 'counters 1+2 with clock (CLK)
and
Cnt_InputMode(0) 'Determine functionality
CLR/LATCH:
Cnt_Clear(11b)
Cnt_Enable(11b)
'All as CLR input
'Reset counters 1+2 to 0
'Start counters 1+2

## Event:

Cnt_Latch(11b) 'Latch counters 1+2
simultaneously
new_1 = Cnt_ReadLatch(1)'read out Latch A counter 1 and...
new_2 = Cnt_ReadLatch(2)'Latch A counter 2.
Par_1 = new_1 - old_1'Calculate the difference (f = impulses
/ time)
Par_2 = new_2 - old_2' -"-
old_1 = new_1 'Save new counter values
old_2 = new_2

Counter

Cnt_Enable disables or enables the counters set by pattern, to count incoming impulses.

## Syntax

\#Include ADWGCNT.Inc
Cnt_Enable(pattern)

## Parameters

pattern Bit pattern.
Bit $=0$ : stop counter.
Bit =1: enable counter.

| Bit no. | $31 \ldots 4$ | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Counter | - | 4 | 3 | 2 | 1 |

no.

## See also

Cnt_Clear, Cnt_GetStatus, Cnt_InputMode, Cnt_Latch, Cnt_Mode, Cnt_Read, Cnt_ReadLatch, Cnt_ReadFLatch, Cnt_ResetStatus, Cnt_Set, Cnt_SE_Diff

## Valid for

Gold-CO1

## Example

\#Include ADWGCNT.Inc
Dim old_1, new_1 As Long ' Dimension
Dim old_2, new_2 As Long ' the variables

## Init:

old_1 = $0 \quad$ 'Initialize
old_2 = $0 \quad$ ' the variables
Cnt_SE_Diff(11b) 'All counter inputs differential Cnt_Mode(0) 'All counters on external clock
input
Cnt_Set(11b)
and
Cnt_InputMode(0)
Cnt_Clear(11b)
Cnt_Enable(11b)

## Event:

Cnt_Latch(11b)
simultaneously
new_1 = Cnt_ReadLatch(1)'read out Latch A counter 1 and... new_2 = Cnt_ReadLatch(2)'Latch A counter 2.
Par_1 = new_1 - old_1 'Calculate the difference (f =
impulses / time)
Par_2 = new_2 - old_2 '-"
old_1 = new_1 'Save new counter values as old old_2 = new_2 '-"-

## Cnt_Enable

Cnt_GetStatus
Cnt_GetStatus reads out and returns the counter status register.

## Syntax

\#Include ADWGCNT.Inc
ret_val = Cnt_GetStatus()

## Parameters

ret_val Contents of the status register: In case of error, LONG refer to the table for the meaning of the individual bits.

| Bit | 1 | 1 | 1 | 1 | 11 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Nr. | 5 | 4 | 3 | 2 |  | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Sig- | - | - | - | - | - | - | - | - | N | N | N | N | - | - | - | - |
| nal |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Bit | 3 | 3 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 1 | 1 | 1 | 1 |
| Nr. | 1 | 0 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 9 | 8 | 7 | 6 |
| Sig- | L | C | L | C | L | C | L | C | B | A | B | A | B | A | B | A |
| nal | 4 | 4 | 3 | 3 | 2 | 2 | 1 | 1 | 4 | 4 | 3 | 3 | 2 | 2 | 1 | 1 |
| - :don't care (signal status is not defined, mask out with FF FF 00 | F0h) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Ax:Signal A (signal is not changing states) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Bx: Signal B (signal is not changing states) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Cx:Correlation error (signals A and B are identical, they are not |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| phase-shifted by approx. 90 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Lx: Line error (cable not connected or the line is broken) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Nx:CLR-/LATCH-input (signal is not changing state) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| x:Counter number (1...4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Notes

A line error (Lx) can only be detected at differential inputs! For TTL-inputs these bits are always 0 .
The status register is not reset by reading it; use Cnt_ResetStatus instead.

## See also

Cnt_Clear, Cnt_Enable, Cnt_InputMode, Cnt_Latch, Cnt_Mode, Cnt_Read, Cnt_ReadLatch, Cnt_ReadFLatch, Cnt_ResetStatus, Cnt_Set, Cnt_SE_Diff

## Valid for

Gold-CO1

## Example

- / -

Cnt_InputMode sets the function of the CLR/LATCH input of one or more counters.

## Syntax

\#Include ADWGCNT.Inc
Cnt_InputMode(pattern)

## Parameters

pattern Bit pattern.
Bit $=0$ : Set CLR-mode.
Bit = 1: Set LATCH-mode.

| Bit no. | $31 \ldots 4$ | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Counter | - | 4 | 3 | 2 | 1 |

no.

## Notes

Use this instruction only when the counter is not enabled.

## See also

Cnt_Clear, Cnt_Enable, Cnt_GetStatus, Cnt_Latch, Cnt_Mode, Cnt_Read, Cnt_ReadLatch, Cnt_ReadFLatch, Cnt_ResetStatus, Cnt_Set, Cnt_SE_Diff

## Valid for

```
Gold-CO1
```


## Example

```
\#Include ADWGCNT.Inc
Dim old_1, new_1 As Long'Dimension...
Dim old_2, new_2 As Long'variables
Init:
```

```
```

        old_1 = 0 'Initialize...
    ```
```

        old_1 = 0 'Initialize...
    ```
```

        old_1 = 0 'Initialize...
        old_1 = 0 'Initialize...
        old_1 = 0 'Initialize...
        old_1 = 0 'Initialize...
        old_2 = 0 'variables
        old_2 = 0 'variables
        old_2 = 0 'variables
        old_2 = 0 'variables
    Cnt_SE_Diff(11b)
    Cnt_SE_Diff(11b)
        Cnt_Mode(0) 'All counters on external clock
        Cnt_Mode(0) 'All counters on external clock
    'All counter inputs differential
'All counter inputs differential
Cnt_Mode(0) 'All counters on external clock
Cnt_Mode(0) 'All counters on external clock
input
input
Cnt_Set(11b )
Cnt_Set(11b )
and
and
Cnt_InputMode(0)
Cnt_InputMode(0)
CLR/LATCH: As
CLR/LATCH: As
Cnt_Clear(11b)
Cnt_Clear(11b)
Cnt_Clear(11b)
Cnt_Clear(11b)
'Reset counters 1+2 to 0
'Reset counters 1+2 to 0
'Start counters 1+2

```
                            'Start counters 1+2
```


## Event:

```
Cnt_Latch(11b)
simultaneously
new_1 = Cnt_ReadLatch(1)'Read out latch A counter 1 and...
new_2 = Cnt_ReadLatch(2)'latch A counter 2.
Par_1 = new_1 - old_1 'Calculate the difference (f =
impulses / time)
```

```
    Par_2 = new_2 - old_2 }\quad\mathrm{ ' -"-
```

    Par_2 = new_2 - old_2 }\quad\mathrm{ ' -"-
    ```
    Par_2 = new_2 - old_2 }\quad\mathrm{ ' -"-
    Par_2 = new_2 - old_2 
    Par_2 = new_2 - old_2 
    Par_2 = new_2 - old_2 
    old_2 = new_2 ' - "-
    old_2 = new_2 ' - "-
    old_2 = new_2 ' - "-
'Counters 1+2 with clock (CLK)
'Counters 1+2 with clock (CLK)
'direction (DIR) input
'direction (DIR) input
'Determine functionality
'Determine functionality
'CLR-input at all counters
'CLR-input at all counters
    Calculate the difference (f =
```

    Calculate the difference (f =
    ```
'Latch counters 1+2
```

Gold-CO1

```
Gold-CO1
                            -"-
                            -"-
                            -"-
'Latch counters 1+2
'Latch counters 1+2
xample
xample
    Dim old_1, new_1 As Long'Dimension...
    Dim old_1, new_1 As Long'Dimension...
    Dim old_2, new_2 As Long variables
    Dim old_2, new_2 As Long variables
    Init:
```

    Init:
    ```

\section*{Cnt Latch}

Cnt_Latch transfers the current counter values of one or more counters into the relevant Latch A, depending on the bit pattern in pattern.

\section*{Syntax}
\#Include ADWGCNT.Inc
Cnt_Latch(pattern)

\section*{Parameters}
\begin{tabular}{lll} 
pattern Bit pattern. & LONG \\
\hline
\end{tabular}
Bit \(=0\) : no function.
Bit = 1: transfer counter values into Latch A.
\begin{tabular}{lccccc}
\hline Bit no. & \(31 \ldots 4\) & 3 & 2 & 1 & 0 \\
\hline Counter & - & 4 & 3 & 2 & 1
\end{tabular}
no.

\section*{Notes}

After the instruction has been executed the bit pattern is automatically reset to 0 (zero).
Latch A is read out into a variable with Cnt_ReadLatch command.

\section*{Valid for}

Gold-CO1

\section*{See also}

Cnt_Clear, Cnt_Enable, Cnt_GetStatus, Cnt_InputMode, Cnt_Mode, Cnt_Read, Cnt_ReadLatch, Cnt_ReadFLatch, Cnt_ResetStatus, Cnt_Set, Cnt_SE_Diff
```

Example
\#Include ADWGCNT.Inc
Dim old_1, new_1 As Long'Dimension...
Dim old_2, new_2 As Long'the variables
Init:
old_1 = 0 'Initialize
old_2 = 0 'the variables
Cnt_SE_Diff(11b) 'All counter inputs differential
Cnt_Mode(0) 'All counters on external clock
input
Cnt_Set(11b) 'Counters 1+2 with clock (CLK)
and
Cnt_InputMode(0)
CLR/LATCH: As
Cnt_Clear(11b)
Cnt_Enable(11b) 'Start counters 1+2
'direction (DIR) input
'Determine functionality
CLR-input at all counters
'Reset counters 1+2 to 0

```

\section*{Event:}
```

    Cnt_Latch(11b) 'Latch counters 1+2
    simultaneously and then...
new_1 = Cnt_ReadLatch(1)'read out Latch A counter 1 and...
new_2 = Cnt_ReadLatch(2)'Latch A counter 2.
Par_1 = new_1 - old_1 'Calculate the difference (f =
impulses / time)
Par_2 = new_2 - old_2 '-"-
old_1 = new_1 'Save new counter values as old
old_2 = new_2 '-"-

```

\section*{Cnt_Mode}

Cnt_Mode defines the operating mode of all counters by selecting which clock input they use according to the bit pattern in pattern.

\section*{Syntax}
\#Include ADWGCNT.Inc
Cnt_Mode(pattern)

\section*{Parameters}
```

pattern Bit pattern.
Bit = 0: external clock input (CLK/DIR or A/B).
Bit = 1: internal clock input ( 5 MHz or 20 MHz ).

```
\begin{tabular}{lccccc}
\hline Bit no. & \(31 \ldots 4\) & 3 & 2 & 1 & 0 \\
\hline Counter & - & 4 & 3 & 2 & 1
\end{tabular}
no.

\section*{Notes}

Cnt_Set determines the mode of the selected clock input.
Please use Cnt_Mode only when the counter is disabled.

\section*{See also}

Cnt_Clear, Cnt_Enable, Cnt_GetStatus, Cnt_InputMode, Cnt_Latch, Cnt_Read, Cnt_ReadLatch, Cnt_ReadFLatch, Cnt_ResetStatus, Cnt_Set, Cnt_SE_Diff

\section*{Valid for}

Gold-CO1

\section*{Example}
\#Include ADWGCNT.Inc
Dim old_1, new_1 As Long'Dimension Dim old_2, new_2 As Long'the variables

\section*{Init:}
```

        old_1 = 0
    'Initialize

```
old_2 = 0
'the variables
Cnt_SE_Diff(11b) 'All counter inputs differential
Cnt_Mode(0) 'All counters on external clock
input
Cnt_Set(1) 'Counter 1 with 20 MHz
Cnt_InputMode(0)
'Determine the functionality
CLR/LATCH
Cnt_Clear (11b)
' As CLR-input at all counters
'Reset counters \(1+2\) to 0
Cnt_Enable(11b)
'Start counters \(1+2\)

\section*{Event:}

Cnt_Latch(11b) 'Latch counters 1+2
simultaneously and then...
new_1 = Cnt_ReadLatch(1) 'Read out Latch A counter 1
and...
new_2 = Cnt_ReadLatch(2)'Latch A counter 2.
Par_1 = new_1 - old_1 'Calculate the difference (f =
impulses / time)
Par_2 = new_2 - old_2 '-"-
old_1 = new_1 'Save new counter values as old
old_2 = new_2
'-"-

Cnt_Read transfers the current counter value into Latch A and returns it as return value.

\section*{Syntax}
\#Include ADWGCNT.Inc
ret_val = Cnt_Read(CounterNo)

\section*{Parameters}

CounterNo Counter number: 1...4.
ret_val Counter value.

\section*{Notes}

Use the return value in calculations only with variables of the type Long (e.g. differences or count direction).

\section*{See also}

Cnt_Clear, Cnt_Enable, Cnt_GetStatus, Cnt_InputMode, Cnt_Latch, Cnt_Mode, Cnt_ReadLatch, Cnt_ReadFLatch, Cnt_ResetStatus, Cnt_Set, Cnt_SE_Diff

\section*{Valid for}

Gold-CO1

\section*{Example}
\#Include ADWGCNT.Inc
Dim old_1, new_1 As Long'Dimension...
Dim old_2, new_2 As Long'the variables
Init:
old_1 = 0
'Initialize...
old_2 = 0
'the variables
Cnt_SE_Diff(11b)
'All counter inputs differential
Cnt_Mode(0) 'All counters on external clock
input
Cnt_Set (11b )
'Counters 1+2 with clock (CLK)
and
'direction (DIR) inputs

Cnt_InputMode(0)
CLR/LATCH: At
Cnt_Clear(11b)
Cnt_Enable(11b)
'Determine functionality
'all as CLR-input
'Reset counters 1+2 to 0
'Start counters 1+2

\section*{Event:}
new_1 = Cnt_Read(1) 'Latch counter 1 and read out
Latch A afterward
new_2 = Cnt_Read(2)
Latch A afterward
Par_1 = new_1 - old_1 'Calculate the difference (f =
impulses / time)
Par_2 = new_2 - old_2 ' -"-
old_1 = new_1 'Save new counter values as old old 2 = new 2 ' -"-
\(\square\)

Cnt_ReadLatch
Cnt_ReadLatch returns the value of a counter previously stored in Latch A.

\section*{Syntax}
\#Include ADWGCNT.Inc
ret_val = Cnt_ReadLatch(CounterNo)

\section*{Parameters}
\begin{tabular}{lll} 
CounterNo & Counter number: \(1 \ldots 4\). & LONG \\
ret_val & Contents of Latch A. & LONG \\
\hline
\end{tabular}

\section*{Notes}

Use the return value in calculations only with variables of the type Long (e.g. differences or count direction).

The point of time when the current counter value is latched depends on the Cnt_Mode settings:
- External clock input (Cnt_Mode bit = 0): Only the instruction Cnt_Latch latches the counter.
- Internal clock input (Cnt_Mode bit = 1): Any edge of the external measurement signal latches the counter.
At a positive edge of the input signal the counter values are latched into Latch A, whereas at a negative edge of the input signal the counter values are latched into Latch \(B\).

\section*{See also}

Cnt_Clear, Cnt_Enable, Cnt_GetStatus, Cnt_InputMode, Cnt_Latch, Cnt_Mode, Cnt_Read, Cnt_ReadFLatch, Cnt_ResetStatus, Cnt_Set, Cnt_SE_Diff

\section*{Valid for}

Gold-CO1

\section*{Example}
\#Include ADWGCNT.Inc
Dim rise, rise_old, fall, fall_old As Long
\#Define high Par_1
\#Define low Par_2
\#Define T Par_9
\#Define f Par_10

\section*{Init:}
```

    rise_old = \(0 \quad\) 'Initialize the variables
    ```
    fall_old = 0
    Cnt_SE_Diff(11b) 'All counter inputs differential
    Cnt_Mode(11b) 'Counters 1+2 on internal clock
input
    Cnt_Set (0)
internal
    Cnt_InputMode(11b)
CLR/LATCH: At
    'All counters with 20 MHz
    'reference clock
    'Determine functionality
```

Cnt_Clear(11b)

```
Cnt_Clear(11b)
Cnt_Enable(1)
```

Cnt_Enable(1)

```

Event:
rise = Cnt_ReadLatch(1)'Read out Latch A counter 1
    fall = Cnt_ReadFLatch(1)'Read out Latch B counter 1
    If (rise <> rise_old) Then'Is a rising edge detected?
        T = rise - rise_old 'Period duration in nanoseconds
        f = 1E9 / T 'Frequency in Hertz
    If (fall <> fall_old) Then'Is a falling edge detected?
            high \(=(\) fall - rise) * 25 'Impulse duration in nanoseconds
            low = (rise - fall_old) * 25'Pause duration in
nanoseconds
    Else 'No falling edge is detected
                high = (fall - rise_old) * 25 'Impulse duration in
nanoseconds
            low \(=\) (rise - fall) * 25 'Pause duration in nanoseconds
            EndIf
    EndIf
    rise old = rise 'Save contents of the latch
    fall_old = fall 'Save contents of the latch

Cnt_ReadFLatch
Cnt_ReadFLatch returns the value of a counter previously stored in Latch B.

\section*{Syntax}
\#Include ADWGCNT.Inc
ret_val = Cnt_ReadFLatch(CounterNo)

\section*{Parameters}
\begin{tabular}{lll|} 
CounterNo & Counter number: \(1 \ldots 4\). & LONG \\
ret_val & Contents of Latch B. & LONG \\
\hline
\end{tabular}

\section*{Notes}

Use the return value in calculations only with variables of the type Long (e.g. differences or count direction).

The point of time when the current counter value is latched depends on the Cnt_Mode settings:
- External clock input (Cnt_Mode bit = 0): Only the instruction Cnt_Latch latches the counter.
- Internal clock input (Cnt_Mode bit = 1): Any edge of the external measurement signal latches the counter.
At a positive edge of the input signal the counter values are latched into Latch A, whereas at a negative edge of the input signal the counter values are latched into Latch \(B\).

\section*{See also}

Cnt_Clear, Cnt_Enable, Cnt_GetStatus, Cnt_InputMode, Cnt_Latch, Cnt_Mode, Cnt_Read, Cnt_ReadLatch, Cnt_ResetStatus, Cnt_Set, Cnt_SE_Diff

\section*{Valid for}

Gold-CO1
```

Example
\#Include ADWGCNT.Inc
Dim rise, rise_old, fall, fall_old As Long
\#Define high Par_1
\#Define low Par_2
\#Define T Par_9
\#Define f Par 10
Init:
rise_old = 0 'Initialize...
fall_old = 0 ' the variables
Cnt_SE_Diff(11b) 'All counter inputs differential
Cnt_Mode(11b) 'Counters 1+2 on internal clock
input
Cnt_Set(0) 'All counters with 20 MHz
internal
Cnt_InputMode(11b)
CLR/LATCH: At

```
```

Cnt_Clear(11b)

```
Cnt_Clear(11b)
Cnt_Enable(1)
```

Cnt_Enable(1)

```
```

'clock reference

```
'clock reference
'Determine functionality
'Determine functionality
'counters 1+2 as LATCH inputs
'counters 1+2 as LATCH inputs
'Reset counters 1+2 to 0
'Reset counters 1+2 to 0
'Start counter 1
```

'Start counter 1

```

\section*{Event:}
```

rise = Cnt_ReadLatch(1)'Read out Latch A counter 1 fall = Cnt_ReadFLatch(1)'Read out Latch B counter 1 If (rise <> rise_old) Then'Is a rising edge detected?
T = rise - rise_old 'Period duration in nanoseconds
f = 1E9 / T 'Frequency in Hertz
If (fall <> fall_old) Then'Is a falling edge detected?
high = (fall - rise) * 25'Impulse duration in nanoseconds
low = (rise - fall_old) * 25'Pause duration in
nanoseconds
Else 'No falling edge detected
high = (fall - rise_old) * 25'Impulse duration in
nanoseconds
low = (rise - fall) * 25 'Pause duration in nanoseconds
EndIf
EndIf
rise_old = rise 'Save contents of the latch
fall_old = fall 'Save contents of the latch

```

Cnt_ResetStatus
Cnt_ResetStatus clears the status register of all four 32 bit-counters.

\section*{Syntax}
\#Include ADWGCNT.Inc
Cnt_ResetStatus()

\section*{Parameters}
- / -

\section*{Notes}

The status register is read out with the instruction Cnt_GetStatus.

\section*{See also}

Cnt_Clear, Cnt_Enable, Cnt_GetStatus, Cnt_InputMode, Cnt_Latch, Cnt_Mode, Cnt_Read, Cnt_ReadLatch, Cnt_ReadFLatch, Cnt_Set, Cnt_SE_Diff

\section*{Valid for}

Gold-CO1
```

Example
\#Include ADWGCNT.Inc
Dim error As Long
Dim old_1, new_1 As Long 'Dimensioning...
Dim old_2, new_2 As Long ' variables
Init:
Cnt_Enable(0) 'Stop all counters
Cnt_Clear(1111b) 'Clear all counters
Cnt_SE_Diff(11b) 'Set all counters to diff. inputs
Cnt_Mode(0) 'Set external event input
Cnt_Set(0) 'Set mode 4 edge evaluation
Cnt_InputMode(0) 'Enable CLR counter input
Cnt_Enable(1111b) 'Start all counters
old_1 = 0 'Initialize...
old_2 = 0 ' variables
error = 0 'Initialize error flag
Event:
Par_1 = Cnt_Read(1) 'Read counter 1
Par_2 = Cnt_GetStatus(1) And 0FFFF00F0h 'Read out and mask
'status register counter 1
If (Par_2 And 2000000h = 2000000h) Then'Line or cable error
'counter 1?
Inc Par_3 'Number of line or cable errors
until now...
error = 1 'Set error flag
EndIf
If (Par_2 And 1000000h = 1000000h) Then'Correlation error
cnt 1?
Inc Par_4
until now...
error = 1
EndIf
Cnt_ResetStatus() 'Clear bits of line and
correlation errors
Par_5 = Shift_Right(Par_2 And 10h,4) 'status of CLR-input
Par_6 = Shift_Right(Par_2 And 10000h,16) 'status of input A
Par_7 = Shift_Right(Par_2 And 20000h,17) 'status of input B

```

\section*{Cnt_Set}

Cnt_Set defines the operating mode for all counters (depending on Cnt_Mode) according to the given bit pattern.

\section*{Syntax}
\#Include ADWGCNT.Inc
Cnt_Set(pattern)

\section*{Parameters}
pattern Bit pattern, for the meaning of the bits see table LONG below.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Bit value in pattern & \multicolumn{3}{|l|}{\begin{tabular}{l}
External clock input \\
Bit = 0 in Cnt_Mode
\end{tabular}} & \multicolumn{3}{|l|}{Internal clock input Bit \(=1\) in Cnt \(\_\)Mode} \\
\hline Bit \(=0\) & \multicolumn{3}{|l|}{4-edge evaluation} & \multicolumn{3}{|l|}{Reference clock 20 MHz} \\
\hline Bit \(=1\) & \multicolumn{3}{|l|}{Clock and direction input} & \multicolumn{3}{|l|}{Reference clock 5 MHz} \\
\hline & Bit no. & \(31 . .4\) & 3 & 2 & 1 & 0 \\
\hline & Counter no. & - & 4 & 3 & 2 & 1 \\
\hline
\end{tabular}

\section*{Notes}

Please use this instruction only when the counter is disabled.

\section*{See also}

Cnt_Clear, Cnt_Enable, Cnt_GetStatus, Cnt_InputMode, Cnt_Latch, Cnt_Mode, Cnt_Read, Cnt_ReadLatch, Cnt_ReadFLatch, Cnt_ResetStatus, Cnt_SE_Diff

\section*{Valid for}

Gold-CO1

\section*{Example \\ \#Include ADWGCNT.Inc}

Init:
Cnt_SE_Diff(11b) 'All counter inputs differential
Cnt_Mode(0) 'All counters on external clock
input
Cnt_Set(1100b)
clock/direction evaluation,
evaluation
Cnt_Clear (1100b) Cnt_Enable(1100b)
counters 1+2

Cnt_SE_Diff sets counter inputs to the input mode single-ended or differential as pairs.

\section*{Syntax}
\#Include ADWGCNT.Inc
Cnt_SE_Diff(CounterNo)

\section*{Parameter}

CounterNo Bit pattern to choose the counter pairs (see table) LONG and set the input mode:
Bit \(=0\) : Run inputs single-ended.
Bit =1: Run inputs differential.
\begin{tabular}{lccc}
\hline Bit no. in pattern & \(31 \ldots 2\) & 1 & 0 \\
\hline \begin{tabular}{l} 
Inputs of counters \\
no.
\end{tabular} & - & \(3+4\) & \(1+2\) \\
\hline
\end{tabular}

\section*{Notes}

After start-up, the operating mode of the counter inputs is undefined; all of the counter inputs have to be set to the desired operating mode.

\section*{See also}

Cnt_Clear, Cnt_Enable, Cnt_GetStatus, Cnt_InputMode, Cnt_Latch, Cnt_Mode, Cnt_Read, Cnt_ReadLatch, Cnt_ReadFLatch, Cnt_ResetStatus, Cnt_Set

\section*{Valid for}

Gold-CO1

\section*{Cnt_SE_Diff}

\section*{Example}
\#Include ADWGCNT.Inc
Dim error As Long 'Dimensioning...
Dim old_1, new_1 As Long' variables
Dim old_2, new_2 As Long
Init:
```

Cnt_Enable(0) 'Stop all counters
Cnt_Clear(1111b) 'Clear all counters
Cnt_SE_Diff(11b) 'Set all counters to diff. inputs
Cnt_Mode(0) 'Set external event input
Cnt_Set(0) 'Set mode 4 edge evaluation
Cnt_InputMode(0) 'Enable CLR counter input
Cnt_Enable(1111b) 'Start all counters
old_1 = 0 'Initialize..
old_2 = 0 ' variables
error = 0 'Initialize error flag

```
Event:
    Par_1 = Cnt_Read(1) 'Read out counter 1
    Par_2 = Cnt_GetStatus(1) And 0FFFF00F0h'Read out and mask
                            'status register counter 1
    If (Par_2 And 2000000h = 2000000h) Then'Line or cable error
cnt 1?
Inc Par_3 'Number of line or cable errors
until now...
            error = \(1 \quad\) 'Set error flag
            EndIf
            If (Par_2 And 1000000h = 1000000h) Then'Correlation error
cnt 1?
            Inc Par_4 'Number of correlation errors
until now..
            error = \(1 \quad\) 'Set error flag
            EndIf
Cnt_ResetStatus()
                            'Clear bits of line and
correlation errors
Par_5 = Shift_Right(Par_2 And 10h,4) 'status of CLR-input
Par_6 = Shift_Right(Par_2 And 10000h,16) 'status of input A
Par_7 = Shift_Right(Par_2 And 20000h,17) 'status of input \(B\)

\subsection*{12.4 CAN interface}

This section describes the following instructions:
- CAN_Msg (page 84)
- En_CAN_Interrupt (page 86)
- En_Receive (page 87)
- En_Transmit (page 88)
- Get_CAN_Reg (page 89)
- Init_CAN (page 90)
- Read_Msg (page 91)
- Read_Msg_Con (page 93)
- Set_CAN_Baudrate (page 95)
- Set_CAN_Reg (page 96)
- Transmit (page 97)

CAN_Msg
CAN_Msg[] is a one-dimensional array of 9 elements, where CAN message objects are stored.

\section*{Syntax}
\#Include ADWGCAN.Inc
CAN_Msg[n] = value
or
value = CAN_Msg[n]

\section*{Parameters}
n
Element number in the array CAN_Msg (1...9).
value
Value ( 8 bit ), which is to be written into or

\section*{Notes}

The elements of the array CAN_Msg[] have the following functions:
\begin{tabular}{ccc}
\hline \begin{tabular}{c} 
Element \\
no.
\end{tabular} & \(1 \ldots 8\) & 9 \\
\hline Contents & \begin{tabular}{c} 
Message objects \\
= data bytes
\end{tabular} & \begin{tabular}{c} 
Number (0...8) \\
of allocated data \\
bytes
\end{tabular} \\
\hline
\end{tabular}

Enter the values to be transferred into the field CAN_Msg[], before transferring them with Transmit.

\section*{See also}

Init_CAN, Read_Msg, Read_Msg_Con, Transmit

\section*{Valid for}

Gold-CAN
```

Example
\#Include ADWGCAN.Inc
REM Sends a 32 Bit FLOAT-value (here: Pi) as sequence of
REM 4 bytes in a message object
REM (Receiving of a float value see Example at Read_Msg)
\#Define pi 3.14159265
Dim i As Long
Init:
Init_CAN(1) 'Initialize CAN controller 1
REM Enable message object 6 of controller 1 with the
REM for sending with the identifier 40 (11 bit)
En_Transmit(1, 6,40,0)
REM Create bit pattern of Pi with data type Long
Par_1 = Cast_FloatToLong(pi)
REM divide bit pattern (32 Bit) into 4 bytes
CAN_Msg[4] = Par_1 And 0FFh 'assign LSB
For i = 1 To 3
CAN_Msg[4-i] = Shift_Right(Par_1,8*i) And 0FFh
Next i
CAN_Msg[9] = 4 'message length in bytes
Event:
Transmit(1,6) 'Send message object 6

```

\section*{En_CAN_Interrupt}

EN_CAN_INTERRUPT configures a specified message object of a CAN interface to generate an external event when a message arrives.

\section*{Syntax}
\#Include ADWGCAN.Inc
En_CAN_Interrupt (can_no, msg_no)

\section*{Parameters}
\begin{tabular}{lll} 
can_no & Number (1, 2) of CAN interface. & LONG \\
msg_no & Number (1...15) of message object. & LONG \\
\hline
\end{tabular}

\section*{Notes}
- / -

\section*{See also}

CAN_Msg, En_Receive, Get_CAN_Reg, Set_CAN_Reg

\section*{Valid for}

Gold-CAN

\section*{Example}
\#Include ADWGCAN.Inc
Init:
Init_CAN(1) 'Initialization of CAN
controller 1
En_Receive(1,1,200,0) 'Initialize the message object 1
of
'controller 1 to receive CAN
'with the identifier 200
'Enables the triggering of
En_CAN_Interrupt(1,1)
interrupts
'(ext. EVENT) when receiving the 'message object 1

En_Receive enables a specified message object of a CAN inteface to receive messages.

\section*{Syntax}
\#Include ADWGCAN.Inc
En_Receive(can_no, msg_no, id, id_extend)

\section*{Parameters}
\begin{tabular}{llc} 
can_no & Number \((1,2)\) of CAN interface. & LONG \\
msg_no & Number \((1 \ldots 15)\) of message object. & LONG \\
id & \begin{tabular}{l} 
Identifier \(\left(0 \ldots 2^{11}\right.\) or \(\left.0 \ldots 2^{29}\right)\) of the messages, \\
\\
which can be received in this message object.
\end{tabular} \\
id_extend & Length of the identifer: & LONG \\
\hline
\end{tabular}

0: 11 bits.
1: 29 bits.

\section*{See also}

CAN_Msg, En_Transmit, Read_Msg, Read_Msg_Con

\section*{Notes}

A message object can only receive messages from the CAN bus when you have previously enabled it to receive with En_Receive.
The message object only receives messages with the identifier you have specified.

\section*{Valid for}

Gold-CAN

\section*{Example}
\#Include ADWGCAN.Inc

\section*{Init:}

Init_CAN(1) 'Initialization of CAN
controller 1
En_Receive(1,1,200,0) 'Initialize the message object 1
of
messages
```

'Initialization of CAN
Initialize the message object 1
'controller 1 to receive CAN
'with the identifier 200

```

En_Receive

En_Transmit
EN_Transmit enables a specified message object of a CAN inteface to send messages.

\section*{Syntax}
\#Include ADWGCAN.Inc
En_Transmit(can_no, msg_no, id, id_extend)

\section*{Parameters}
\begin{tabular}{llr} 
can_no & Number \((1,2)\) of CAN interface. & LONG \\
msg_no & Number \((1 \ldots 14)\) of message object. & LONG \\
id & \begin{tabular}{l} 
Identifier which is sent with the messages of this \\
\\
message object.
\end{tabular} & LONG \\
id_extend & Length of the identifier: & LONG \\
&
\end{tabular}

0: 11 bits.
1: 29 bits.

\section*{Notes}

A message object can only send messages to the CAN bus when you have it previously enabled to send with En_Transmit.

\section*{See also}

CAN_Msg, En_Receive, Transmit

\section*{Valid for}

Gold-CAN
```

Example
\#Include ADWGCAN.Inc
Init:
Init_CAN(1) 'Initialization of CAN
controller 1
REM Initialize message objects 6 of controller 1:
REM Object 1 to receive with identifier 200
REM Object 1 to send with identifier 40
En_Receive(1, 1, 200,0)
En_Transmit(1, 6, 40, 0)

```

GET_CAN_REG reads the value of a specified register in one of the CAN controllers.
```

Syntax
\#Include ADWGCAN.Inc
ret_val = Get_CAN_Reg(can_no, regno)

```

\section*{Parameters}
can_no Number (1, 2) of CAN interface. LONG
regno Register number in the CAN controller (0...255). LONG
ret_val Contents of the register (transferred to the lower LONG 8 bits).

\section*{Notes}

You will find the register list of the CAN controller in the Intel \({ }^{\circledR}\) AN82527 data sheet.

\section*{See also}

Init_CAN, Set_CAN_Baudrate, Set_CAN_Reg

\section*{Valid for}

Gold-CAN

\section*{Example}
\#Include ADWGCAN.Inc
Init:
Init_CAN(1) 'Initialization of CAN
controller 1
Par_1 = Get_CAN_Reg(1,0)'Read out the control register

\section*{Get_CAN_Reg}

Init_CAN
Init_CAN initializes one of the CAN controllers.

\section*{Syntax}
\#Include ADWGCAN.Inc
Init_CAN(can_no)

\section*{Parameters}
can_no \(\quad\) Number (1, 2) of CAN interface.

\section*{Notes}

The instruction carries out the following steps:
- Reset (hardware reset of the CAN controller)
- All filters are set to "must match".
- Clockout register is set to 0 (= the external frequency is not divided).
- The register "Bus Configuration" is set to 0 .
- The transfer rate for the CAN bus is set to \(1 \mathrm{MBit} / \mathrm{s}\).
- All message objects are disabled.

You have to execute this instruction before you access the CAN controller with other instructions. We recommend you place this instruction in the process section LowInit: or Init:.

\section*{See also}

CAN_Msg, En_CAN_Interrupt, En_Receive, En_Transmit, Get_CAN_ Reg, Set_CAN_Baudrate, Set_CAN_Reg

\section*{Valid for}

Gold-CAN

\section*{Example}
\#Include ADWGCAN.Inc

Init:
Init_CAN(1) 'Initialize CAN controller 1

Read_Msg checks if new messages have been received in a specified message object of CAN interface.
If so, the message is saved in CAN_Msg and the identifier of the message is returned.

\section*{Syntax}
\#Include ADWGCAN.Inc
ret_val = Read_Msg(can_no, msg_no)

\section*{Parameters}


\section*{Notes}

To receive a message you have to follow the correct order:
- Once: Enable the message object with En_Receive for receiving.
- As often as needed: Check for a received message and save to CAN_Msg with Read_Msg.
You can read a received message only once.

\section*{See also}

CAN_Msg, En_CAN_Interrupt, En_Receive, En_Transmit, Read_Msg

\section*{Valid for}

Gold-CAN

\section*{Read_Msg}

\section*{Example}
\#Include ADWGCAN.Inc
REM If a new message with the correct identifier is received REM the data is read out. The first 4 bytes of the message are REM combined to a float value of length 32 bit.
Dim \(n\) As Long

\section*{Init:}

Par_1 = 0
Init_CAN(1) 'Initialize CAN controller 1
En_Receive(1,1,40,0) 'Initialize the message object 1
of
'controller 1 to receive CAN
messages
'with identifier 40

\section*{Event:}

REM If the message is changed, read out the received data REM from object 1 and save the identifier to parameter 9. REM The data bytes are in the array CAN_MSG[].
Par_9 = Read_Msg(1,1)
If (Par_9 = 40) Then
REM New message for message object with the identifier 40 REM has arrived
Par_1 = CAN_Msg[1] 'Read out high-byte
For \(\mathrm{n}=2\) To \(4 \quad\) 'Combine with remaining 3 bytes
to
Par_1 = Shift_Left(Par_1,8) + CAN_Msg[n]'a 32-bit value Next \(n\)
REM Convert the bit pattern in Par_1 to data type FLOAT and REM assign to the variable FPar_1.
FPar_1 = Cast_LongToFloat(Par_1)
EndIf
Sending a float value see example at Transmit.
specified message object. returned.

\section*{Syntax}
\#Include ADWGCAN.Inc

\section*{Parameters}

\section*{Notes}

In contrary to Read_Msg, Read_Msg_Con makes sure the message is
In contrary to Read_Msg, Read_Msg_Con makes sure the message is
consistent: If a new message arrives while reading an old message, there is no mixture of old and new message.
To receive a message, follow these steps:
- Enable the message object for receive with En_Receive.
- Check for a new message, and if, store the message in CAN_Msg with Read_Msg.
You can read a received message only once.

\section*{See also}

CAN_Msg, En_CAN_Interrupt, En_Receive, En_Transmit, Read_Msg

\section*{Valid for}

Gold-CAN

Read_Msg_Con checks if a complete new message has been received in a

If so, the message is saved in CAN_Msg and the identifier of the message is
ret_val = Read_Msg_Con(can_no, msg_no)
\begin{tabular}{|c|c|c|}
\hline can_no & Number (1, 2) of CAN interface. & LONG \\
\hline msg_no & Number (1...15) of message object. & LONG \\
\hline ret_val & -1: no new message arrived. & LONG \\
\hline & >0:new message; ret_val = message identifie & \\
\hline
\end{tabular}

\section*{Read_Msg_Con}
>0:new message; ret_val = message identifier.

Gold CAN

\section*{Example}
\#Include ADWGCAN.Inc
REM If a new message with the correct identifier is received REM the data is read out. The first 4 bytes of the message are REM combined to a float value of length 32 bit.
Dim n As Long

\section*{Init:}
```

Par_1 = 0

```
    Init_CAN(1) 'Initialize CAN controller 1
    En_Receive(1,1,40,0) 'Initialize the message object 1
                            'to receive CAN messages with
                            'identifier 40

\section*{Event:}

REM If the message is changed, read out the received data REM from object 1 and transfer the identifier to parameter 9.
    REM The data bytes are in the array CAN_MSG[].
    Par_9 = Read_Msg_Con(1,1)
    If (Par_9 = 40) Then
        REM New message for message object with the identifier 40
        REM has arrived
        Par_1 = CAN_Msg[1] 'Read out high-byte
        For \(\mathrm{n}=2\) To \(4 \quad\) 'Combine with remaining 3 bytes
to
        Par_1 = Shift_Left(Par_1,8) + CAN_Msg[n]'a 32-bit value
        Next \(n\)
        REM Convert the bit pattern in Par_1 to data type FLOAT and
        REM assign to the variable FPar_1.
        FPar_1 = Cast_LongToFloat(Par_1)
    EndIf

Sending a float value see example at Transmit.

Set_CAN_Baudrate sets the Baud rate of the specified CAN controller.

\section*{Syntax}
\#Include ADWGCAN.Inc
ret_val = Set_CAN_Baudrate(can_no, rate)

\section*{Parameters}
can_no \(\quad\) Number (1, 2) of CAN interface.
rate Baud rate in bits/second.
ret_val 0: Baud rate is set.
1: Baud rate invalid.

\section*{Notes}

The available baud rates (bus frequencies) are given in the table "Baudrates for the CAN bus" (Annex, page A-8). Please use the table's notation exactly, i.e. non-integer baud rates with 4 decimal places; values with different notation will be rejected as not allowed.

Set_CAN_Baudrate executes the following actions:
- Checks if the transferred Baud rate is allowed. If not then set the return value to 1 and stop processing.
- Set the registers of the CAN controller for the Baud rate.
- Set sampling mode to 0: One sample per bit.
- Select the settings in such a way that the sample point is always between \(60 \%\) and \(72 \%\) of the total bit length.
- Set the jump width for synchroniziation to 1.

In special cases it may be of interest to set a baud rate in a different way than the instruction works. The hardware manual gives an explanation how to do this.
The instruction should be called in the program sections LowInit: or Init : , after the instruction Init_CAN, because otherwise the set Baud rate will be overwritten by the default setting (1MBit/s).

\section*{See also}

Get_CAN_Reg, Init_CAN, Set_CAN_Reg

\section*{Valid for}

Gold-CAN
```

Example
\#Include ADWGCAN.Inc
Init:
Init_CAN(1) 'Initialize CAN controller 1
Par_1 = Set_CAN_Baudrate(1,125000)'Set the Baud rate to 125
kBit/s

```

\section*{Set_CAN} Baudrate

\section*{Set_CAN_Reg}

Set_CAN_Reg writes a value into a specified register of one of the CAN controllers.

\section*{Syntax}
\#Include ADWGCAN.Inc
Set_CAN_Reg(can_no, regno, value)

\section*{Parameters}
\begin{tabular}{llc} 
can_no & Number (1, 2) of CAN interface. & LONG \\
regno & Register number in the CAN controller (0...255). & LONG \\
\hline
\end{tabular}
value Value (8 bits), which is written into the register. \(\quad\) LONG

\section*{Notes}

The register list of the CAN controller can be found in the Intel \({ }^{\circledR}\) AN82527 datasheet.

\section*{See also}

Get_CAN_Reg, Init_CAN, Set_CAN_Baudrate

\section*{Valid for}

Gold-CAN

\section*{Example}
\#Include ADWGCAN.Inc

Init:
Init_CAN(1) 'Initialization of CAN
controller 1
Set_CAN_Reg(1,0,1) 'Set control register to the value 1

Transmit sends the message in CAN_Msg via the specified message object of a CAN controller.

\section*{Syntax}
\#Include ADWGCAN.Inc
Transmit(can_no, msg_no)

\section*{Parameters}
can_no \(\quad\) Number \((1,2)\) of CAN interface. \(\square\)

\section*{Notes}

To send a message you have to follow the correct order:
- Enable the message object with En_Transmit for sending (only once).
- Enter the message into the array CAN_Msg: Data bytes and number of data bytes.
- Send the message with Transmit.

CAN interface will send the message as soon as the message object has received access rights to the CAN bus.

\section*{See also}

CAN_Msg, En_Transmit, Init_CAN, Set_CAN_Baudrate

\section*{Valid for}

\section*{Gold-CAN}

\section*{Example}

\section*{\#Include ADWGCAN.Inc}

REM Sends a 32 bit FLOAT value (here: Pi) as sequence of REM 4 bytes in a message object
\#Define pi 3.14159265
Dim i As Long
Init:
Init_CAN(2) 'Initialize CAN-Controller 2
REM Initialize message object 6 of controller 2
REM for sending of CAN messages with the identifier 40
En_Transmit (2, 6, 40,0)
REM Create bit pattern of Pi with data type Long
Par_1 = Cast_FloatToLong(pi)
REM divide bit pattern (32 Bit) into 4 bytes
CAN_Msg[4] = Par_1 And 0FFh 'assign LSB
For i = 1 To 3
CAN_Msg[4-i] = Shift_Right(Par_1,8*i) And 0FFh
Next i
CAN_Msg[9] = 4 'message length in bytes
Event:
Transmit(2,6) 'Sends the message object 6
Receiving of a float value see example at Read_Msg.

\section*{Transmit}



\subsection*{12.5 RSxxx interface}

This section describes the following instructions:
- Check_Shift_Reg (page 99)
- Get_RS (page 100)
- Read_FIFO (page 101)
- RS485_Send (page 102)
- RS_Init (page 103)
- RS_Reset (page 105)
- Set_RS (page 106)
- Write_FIFO (page 107)

CHECK_SHIFT_REG returns, if all data has been sent, which was written into the send-FIFO of the RSxxx interface.

\section*{Syntax}
\#Include ADWGCAN.Inc
ret_val = Check_Shift_Reg(interface)

\section*{Parameters}
interface Number \((1,2)\) of RSxxx interface that is to be LONG read.
ret_val Sending status:
0 : Data has been sent (= no more data in the send-FIFO).
1: Not yet all data sent (= the send-FIFO still contains data).

\section*{Notes}

With return value 0 both the send FIFO and the output shift register are empty. With the return value 1 there is at least one bit to be sent.

We recommend to use this instruction only after you have more experience about how the controller operates (data-sheet of the manufacturer Texas Instruments). For more common applications more comfortable instructions are availabe in the include file.

\section*{See also}

Get_RS, RS_Init, RS_Reset, Write_FIFO

\section*{Valid for}

Gold-CAN

\section*{Example}
\#Include ADWGCAN.Inc

\section*{Event:}

\section*{Rem ..}

Rem Check if RSxxx interface 1 still has data to send Par_1 = Check_Shift_Reg(1)
Rem ...

\section*{Get_RS}

GET_RS reads out a specified controller register.

\section*{Syntax}
\#Include ADWGCAN.Inc
ret_val = Get_RS(reg_addr)

\section*{Parameters}
\begin{tabular}{lll|} 
reg_addr & Address of the controller register to read. & LONG \\
ret_val & Contents of the controller register. & LONG \\
\hline
\end{tabular}

\section*{Notes}

We recommend to use this instruction only after you have more experience about how the controller operates (data-sheet of the manufacturer: TL16C754 from Texas Instruments). For more common applications more comfortable instructions are availabe in the include file.

\section*{See also}

Check_Shift_Reg, RS_Init, RS_Reset, Set_RS

\section*{Valid for}

Gold-CAN

\section*{Example}
- / -

READ_FIFO reads a value from the input FIFO of a specified RSxxx interface.

\section*{Syntax}
\#Include ADWGCAN.Inc
ret_val = Read_FIFO(interface)

\section*{Parameters}
interface number \((1,2)\) of the RSxxx interface that is to be LONG read out.
ret_val Contents of the input FIFO:
-1 : FIFO is empty.
\(\geq 0\) :Transferred value.

\section*{Notes}
- / -

\section*{See also}

RS_Init, RS_Reset, RS485_Send, Write_FIFO

\section*{Valid for}

Gold-CAN

\section*{Example}
\#Include ADWGCAN.Inc
Init:

\section*{RS_Reset ()}

Rem Initialize RSxxx interface 1: 9600 Baud, without parity, Rem 8 data bits, 1 stop bit and hardware handshake.
RS_Init(1, 9600, 0, 8, 0, 1)

\section*{Event:}

Rem Get a value from the FIFO. If the FIFO is empty, -1 is returned.
Par_1 = Read_FIFO(1)

\section*{Read_FIFO}

RS485 Send
RS485_Send determines the transfer direction for a specified RSxxx interface.

\section*{Syntax}
\#Include ADWGCAN.Inc
RS485_Send(interface,dir)

\section*{Parameters}
\begin{tabular}{|c|c|c|}
\hline interface & RSxxx interface to be set (1, 2\()\). & LONG \\
\hline dir & Tranfer direction of the RSxxx interface: & LONG \\
\hline & 0 : Set RSxxx interface to receive. & \\
\hline & 1: Set RSxxx interface to send. & \\
\hline & 2: Set RSxxx interface to send and to receive its sent data. & \\
\hline & 3: Mute RSxxx interface, i.e. the interface works as receiver but doesn't put data into the input FIFO. & \\
\hline
\end{tabular}

\section*{Notes}

Setting the transfer direction means:
- Receiver: The RSxxx interface can only read data, even if data are in the output FIFO of the controller for this RSxxx interface.
- Sender: The RSxxx interface transfers data to the bus which are read by other devices.
- Sender/receiver: The RSxxx interface can transfer data to the bus and back at the same time. Thus, the sent data can be checked.

\section*{See also}

Check_Shift_Reg, Get_RS, RS_Init, RS_Reset, Set_RS

\section*{Valid for}

Gold-CAN

\section*{Example}
- / -

\section*{RS INIT initializes one RSxxx interface.}

The following parameters are set:
- Transfer rate in Baud
- Use of test bits
- Data length
- Amount of stop bits
- Transfer protocol (handshake)

\section*{Syntax}
```

\#Include ADWGCAN.Inc
RS_Init(interface,baud,parity,bits,stop,handshake)

```

\section*{Parameters} initialized.
baud Transfer rate in Baud
RS232: 35 ... 115,200
RS485: 35 ... 2,304,000
parity Use of test bits:
0 : without parity bit.
1: even parity.
2: odd parity.
bits \(\quad\) Amount of data bits (5, 6, 7 or 8 ).
stop Amount of stop bits.
0: 1 stop bit.
1: \(1 \frac{1}{2}\) stop bits at 5 data bits;
2 stop bits at 6,7 or 8 data bits.
handshake Transfer protocol:
0: RS232, No handshake.
: RS232, Hardware handshake (RTS/CTS).
RS232, Software handshake (Xon/Xoff).
: RS485 (default).

\section*{Notes}

RS_Init is necessary before working first with the selected RSxxx interface, in order to set the interface parameters. They must be identical to the remote station, in order to verify a correct transfer.

The initialization is necessary after you have executed a hardware reset with the instruction RS_Reset.

If transfer protocol RS485 is set, the transfer direction must be set, too (with RS485_Send).

You find a list of standard baud rates on page 37 (fig. 25).

\section*{See also}

Check_Shift_Reg, Get_RS, RS485_Send, RS_Reset, Set_RS

\section*{Valid for}

Gold-CAN

\section*{RS_Init}

\section*{Example}
\#Include ADWGCAN.Inc

\section*{Init:}

RS_Reset () 'Reset \(R S X x x\) controller
RS_Init(1,9600,0,8,0,1) 'Initialization of RSXXX
interface 1
'with 9600 Baud, without parity, '8 data bits, 1 stop bit and 'hardware handshake

RS_RESET executes a hardware reset and deletes the settings for all RSxxx interfaces.

\section*{Syntax}
\#Include ADWGCAN.Inc
RS_Reset ()

\section*{Parameters}
- / -

\section*{Notes}

RS_Reset sends a reset impulse to the input of the controller TL16C754. In the data-sheet of the controller 16C754 from Texas Instruments it is described, to which values the registers have been set after the hardware reset.

After a hardware reset an initialization with RS_Init must follow, in order to initialize the controller and to set the interface parameters.

\section*{See also}

Check_Shift_Reg, Get_RS, RS_Init, Set_RS

\section*{Valid for}

Gold-CAN
```

Example
\#Include ADWGCAN.Inc
Init:
RS_Reset() 'Reset RSxxx controller
RS_Init(1,9600,0,8,0,1) 'Initialization of RSxxx
interface 1

```
```

'with 9600 Baud, without parity,

```
'with 9600 Baud, without parity,
'8 data bits, 1 stop bit and
'8 data bits, 1 stop bit and
'hardware handshake.
```

'hardware handshake.

```

\section*{RS_Reset}

\section*{Set_RS}

SET_RS writes a value into a specified register of the controller.

\section*{Syntax}
\#Include ADWGCAN.Inc
Set_RS(reg_addr, value)

\section*{Parameters}
\begin{tabular}{lll} 
reg_addr & Number of the register, into which data are written. & LONG \\
value & Value to be written into the register. & LONG \\
&
\end{tabular}

\section*{Notes}

We recommend to use this instruction only after you have more experience about how the controller operates (data-sheet of the manufacturer: TL16C754 from Texas Instruments). For more common applications more comfortable instructions are availabe in the include file.

\section*{See also}

Get_RS, RS_Init, RS_Reset

\section*{Valid for}

Gold-CAN

\section*{Example}
- / -

WRITE_FIFO writes a value into the send-FIFO of a specified RSxxx interface.

\section*{Syntax}
\#Include ADWGCAN.Inc
```

    ret_val = Write_FIFO(interface,value)
    ```

\section*{Parameters}
\begin{tabular}{lll} 
interface & RSxxx interface number (1, 2) to whose send- & LONG \\
& FIFO data are transferred. & \\
value & Value to be written into the send-FIFO. & LONG \\
ret_val & Status message: & LONG \\
& LSO
\end{tabular}

0 : Data are transferred successfully.
1: Data were not transferred, send-FIFO is full.

\section*{Notes}

The instruction checks first if there is at least one free memory cell in the send-FIFO. If so, the transferred value is written into the FIFO (return value 0 ); otherwise a 1 is returned, indicating that the FIFO is full and writing is not possible.

\section*{See also}

Check_Shift_Reg, Read_FIFO, RS_Init, RS_Reset, RS485_Send

\section*{Valid for}

Gold-CAN

\section*{Example}
\#Include ADWGCAN.Inc
Dim val As Long
Init:
RS_Reset ()
RS_Init(1,9600,0,8,0,1) 'Initialization of RSxxx
interface 1
'with 9600 Baud, no parity,
' 8 data bits, 1 stop bit and
'hardware handshake.
Event:
Par_1 = Write_FIFO(1,val) 'If the FIFO is not full, [val]
'is written into the FIFO.
Otherwise
writing
'a 1 in Par_1 indicates that
'into the FIFO ist not possible
'(FIFO full).

\section*{Write_FIFO}

\subsection*{12.6 SSI interface}

This section describes the following instructions:
- SSI_Mode (page 109)
- SSI_Read (page 110)
- SSI_Set_Bits (page 111)
- SSI_Set_Clock (page 112)
- SSI_Start (page 113)
- SSI_Status (page 114)

SSI_MODE sets the modes of all SSI decoders, either "single shot" (read out once) or "continuous" (read out continuously).

\section*{Syntax}
\#Include ADWGCNT.Inc
SSI_Mode(pattern)

\section*{Parameters}
pattern Operation mode of the SSI decoders, indicated as \(\square\) LONG bit pattern. A bit is assigned to each of the decoders (see table).
Bit = 0: "Single shot" mode, the encoder is read out once.
Bit = 1: "Continuous" mode, the encoder is read out continuously.
\begin{tabular}{lccccc}
\hline Bit no. & \(31: 2\) & 3 & 2 & 1 & 0 \\
\hline SSI decoder & - & 4 & 3 & 2 & 1 \\
\hline
\end{tabular}

\section*{Notes}

If you select "continuous" mode, reading the encoder is started immediately. SSI_Start is not necessary then.

Using the "continuous" mode, some encoder types occasionally return the wrong counter value 0 (zero) instead of the corrct counter value. This error does not occur with the "single shot" mode.

\section*{See also}

SSI_Read, SSI_Set_Bits, SSI_Set_Clock, SSI_Start, SSI_Status

\section*{Valid for}

Gold-CAN

\section*{Example}
\#Include ADWGCAN.Inc
Rem Decoder 1 runs 1.0 MHz, Decoder 2 runs 0.4 MHz
Init:
SSI_Set_Clock(1,10) 'clock rate for decoder 1
SSI_Set_Clock(2,25) 'clock rate for decoder 2
SSI_Mode(11b) 'Set continuous-mode for
'encoders 1+2
SSI_Set_Bits(1,10) '10 encoder bits for encoder 1
SSI_Set_Bits(2,25) '25 encoder bits for encoder 2

\section*{Event:}

Par_1 = SSI_Read(1) 'Read out position value
Par_2 = SSI_Read(2)
'(encoder 1)
'Read out position value
'(encoder 2)

\section*{SSI_Mode}
\(\qquad\)


SSI_Read
SSI_READ returns the last saved counter value of a specified SSI counter.

\section*{Syntax}
\#Include ADWGCNT.Inc
ret_val = SSI_Read(dcdr_no)

\section*{Parameters}
\(\begin{array}{ll}\text { dcdr_no } & \begin{array}{l}\text { Number }(1 \ldots 4) \text { of the SSI decoder whose counter } \begin{array}{l}\text { LONG } \\ \text { value is to be read. }\end{array} \\ \text { ret_val }\end{array} \\ & \begin{array}{l}\text { Last counter value of the SSI counter (= absolute } \\ \text { value position of the encoder). }\end{array}\end{array}\)

\section*{Notes}

An encoder value is saved when the bits indicated by SSI_Set_Bits are read.

\section*{See also}

SSI_Mode, SSI_Set_Bits, SSI_Set_Clock, SSI_Start, SSI_Status

\section*{Valid for}

Gold-CAN

\section*{Example}
\#Include ADWGCAN.Inc
Rem Decoder runs 200 kHz
Dim m, n, y As Long
Init:
```

        SSI_Set_Clock(1,50) 'clock rate for decoder 1
    ```
        SSI_Mode(1) 'Set continuous-mode (encoder 1)
        SSI_Set_Bits(1,23) '23 encoder bits for encoder 1
Event:
        Par_1 = SSI_Read(1) 'Read out position value
                            '(encoder 1)
        REM Change value from Gray-code into a binary value:
        \(\mathrm{m}=0 \quad\) 'delete value of the last
            'conversion
        \(y=0 \quad\) ' -"-
        For \(\mathrm{n}=1\) To 32 'Check all 32 possible bits
        m = (Shift_Right(Par_1,(32 - n)) And 1) XOr m
        y = (Shift_Left(m,(32 - n))) Or y
    Next n
        Par_9 = y 'The result of the Gray/binary
            'conversion in Par_9

SSI_SET_BITS sets for an SSI counter the amount of bits which generate a complete encoder value.
The number of bits should be equal to the resolution of the encoder.

\section*{Syntax}
\#Include ADWGCNT.Inc
SSI_Set_Bits(dcdr_no,bit_count)

\section*{Parameters}
dcdr_no
Number (1...4) of the SSI decoder whose resoluLONG tion is to be set.
bit_count Amount of bits (1...32) of the bits which are to be LONG read for the encoder (corresponds to the encoder resolution).

\section*{Notes}

The resolution (amount of bits) of the SSI encoder should be similar to the amount of bits which are transferred.

\section*{See also}

SSI_Mode, SSI_Read, SSI_Set_Clock, SSI_Start, SSI_Status

\section*{Valid for}

Gold-CAN

\section*{Example}

\section*{\#Include ADWGCAN.Inc}

Rem Decoder 1 runs 1.0 MHz, Decoder 2 runs 0.4 MHz
Init:
```

        SSI_Set_Clock(1,50) 'clock rate for decoder 1
        SSI_Set_Clock(2,50) 'clock rate for decoder 2
        SSI_Mode(11b)
        SSI_Set_Bits(1,10)
        SSI_Set_Bits(2,25)
    'Set continuous-mode (encoders
'1+2)
'10 encoder bits for encoder 1
'25 encoder bits for encoder 2

```
    Event:
```

Par_1 = SSI_Read(1) 'Read out position value
'(encoder 1)
'Read out position value
'(encoder 2)
Par_2 = SSI_Read(2)

```

SSI_Set_Clock
SSI_SET_CLOCK sets the clock rate (approx. 40 kHz to 1 MHz ), with which the encoder is clocked.

\section*{Syntax}
\#Include ADWGCNT.Inc
SSI_Set_Clock(dcdr_no,prescale)

\section*{Parameters}
dcdr_no Number (1...4) of the SSI decoder whose clock LONG rate is to be set.
prescale Scale factor (10...255) for setting the clock rate LONG according to the equation:
Clock rate \(=10 \mathrm{MHz} /\) prescale .

\section*{Notes}

Scale factors < 10 are automatically corrected to the value 10; from values > 255 only the least significant 8 bits are used as scale factor.
The possible clock frequency depends on the length of the cable, cable type, and the send and receive components of the encoder or decoder. Basically the following rule applies: The higher the clock frequency the shorter the cable length.

\section*{See also}

SSI_Mode, SSI_Read, SSI_Set_Bits, SSI_Start, SSI_Status

\section*{Valid for}

Gold-CAN

\section*{Example}
\#Include ADWGCAN.Inc
Rem Decoder 1 runs 1.0 MHz , Decoder 2 runs 0.4 MHz
Init:
SSI_Set_Clock(1,10) 'clock rate for decoder 1
SSI_Set_Clock \((\mathbf{2}, 20) \quad\) 'clock rate for decoder 2
SSI_Mode(11b)
'Set continuous-mode for encoder '1+2
SSI_Set_Bits \((\mathbf{1}, \mathbf{1 0}) \quad\) '10 encoder bits for encoder 1
SSI_Set_Bits(2,25) '25 encoder bits for encoder 2

Event:
Par_1 = SSI_Read(1) 'Read out position value '(encoder 1)
Par_2 = SSI_Read(2) 'Read out position value
'(encoder 2)

SSI_START starts the reading of one or both SSI encoders (only in mode "single shot").

\section*{Syntax}
\#Include ADWGCNT.Inc
SSI_Start(pattern)

\section*{Parameters}
pattern Bit pattern for selecting the SSI decoders which LONG are to be started:
Bit = 0: No function.
Bit = 1: Start reading of the SSI decoder.
\begin{tabular}{lccccc}
\hline Bit no. & \(31: 2\) & 3 & 2 & 1 & 0 \\
\hline SSI decoder & - & 4 & 3 & 2 & 1 \\
\hline
\end{tabular}

\section*{Notes}

In continuous mode SSI_Start has no function, because the encoder values are nevertheless read out continuously.
An encoder value will be saved only when the amount of bits is read which is set by SSI_Set_Bits.
A complete encoder value is always transferred, even if the operation mode is changing meanwhile.

\section*{See also}

SSI_Mode, SSI_Read, SSI_Set_Bits, SSI_Set_Clock, SSI_Status

\section*{Valid for}

\section*{Gold-CAN}

\section*{Example}
\#Include ADWGCAN.Inc
Rem Both decoders run 40 kHz
Init:
SSI_Set_Clock \((1,250) \quad\) 'clock rate for decoder 1
SSI_Set_Clock(2,250) 'clock rate for decoder 2
SSI_Mode(0) 'Set single shot-mode (all
'counters)
SSI_Set_Bits(1,23) '23 encoder bits for encoder 1 SSI_Set_Bits(2,23) '23 encoder bits for encoder 2

\section*{Event:}

SSI_Start(11b) 'Read position value of encoders
'1 \& 2
'for encoder 1:
Do
Until (SSI_Status(1) = 0) 'If position value is read
' completely ...
Par_1 = SSI_Read(1) 'read out and display position
'value
Do 'For encoder 2:
Until (SSI_Status(2) = 0) 'If position value is read
'completely ...
Par_1 = SSI_Read(2) 'read out and display position
'value

\section*{SSI_Start}

SSI_Status
SSI_Status returns the current read-status on the speicified module for a specified decoder.

\section*{Syntax}
\#Include ADWGCNT.Inc
ret_val = SSI_Status(dcdr_no)

\section*{Parameters}
dcdr_no Number (1...4) of the SSI decoder whose status is LONG to be queried.
ret_val Read-status of the decoder: \(\qquad\)
0 : Decoder is ready, that is a complete value was has been read.
1: Decoder is reading an encoder value.

\section*{Notes}

Use the status query only in the SSI mode "single shot". In the mode "continuous" querying the status is not useful.

\section*{See also}

SSI_Mode, SSI_Read, SSI_Set_Bits, SSI_Set_Clock, SSI_Start

\section*{Valid for}

Gold-CAN

\section*{Example}
\#Include ADWGCAN.Inc
Rem Both decoders run 40 kHz
Init:
```

SSI_Set_Clock(1,250) 'clock rate for decoder 1
SSI_Set_Clock(2,250) 'clock rate for decoder 2
SSI_Mode(0) 'Set single shot-mode (all
'counters)
SSI_Set_Bits(1,23) '23 encoder bits for encoder 1
SSI_Set_Bits(2,23) '23 encoder bits for encoder 2

```
Event:
    SSI_Start(11b) 'Read position value of encoders
    '1 \& 2
    Do 'For encoder 1:
    Until (SSI_Status(1) \(=0\) ) 'If position value is read
    'completely ...
    Par_1 = SSI_Read(1) 'Read out and display position
    'value
    Do 'For encoder 2:
    Until (SSI_Status(2) = 0) 'If position value is read
                            'completely ...
    Par_1 = SSI_Read(2) 'Read out and display position
                            'value

\section*{Annex}

\section*{A. 1 Technical Data}

All technical data refer to a powered-up ADwin-Gold system.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|l|}{General Data/Limit Values} \\
\hline & Symbol & Conditions & min. & typ. & max. & Unit \\
\hline \multicolumn{7}{|l|}{Supply Voltage/Supply Current} \\
\hline Voltage & \(\mathrm{U}_{\mathrm{b}}\) & & 10 & 12 & 35 & V \\
\hline \multirow{4}{*}{Idle current, USB Interface} & \multirow{4}{*}{\(\mathrm{l}_{\text {idle }}\), USB} & \(\mathrm{Ub}_{\mathrm{b}}=10 \mathrm{~V}\) & & 1.1 & & \multirow{6}{*}{A} \\
\hline & & \(\mathrm{U}_{\mathrm{b}}=12 \mathrm{~V}^{\mathrm{a}}\) & & 0.9 & & \\
\hline & & \(\mathrm{Ub}_{\mathrm{b}}=35 \mathrm{~V}\) & & 0.3 & & \\
\hline & & \(\mathrm{U}_{\mathrm{b}}=12 \mathrm{~V}\); Gold-DA & & 1.4 & & \\
\hline \multirow[t]{2}{*}{Power-up current, USB Interface} & \multirow[b]{2}{*}{\(I_{\text {power-on, USB }}\)} & \(\mathrm{U}_{\mathrm{b}}=12 \mathrm{~V}^{\mathrm{a}}\) & 1.7 & & & \\
\hline & & \(\mathrm{U}_{\mathrm{b}}=12 \mathrm{~V}\); Gold-DA & 2.9 & & & \\
\hline \multirow{4}{*}{Idle current, Ethernet Interface} & \multirow{4}{*}{\(\mathrm{l}_{\text {idle }}\), USB} & \(\mathrm{U}_{\mathrm{b}}=10 \mathrm{~V}\) & & 1.3 & & \multirow{6}{*}{A} \\
\hline & & \(\mathrm{U}_{\mathrm{b}}=12 \mathrm{~V}^{\mathrm{a}}\) & & 1.1 & & \\
\hline & & \(\mathrm{U}_{\mathrm{b}}=35 \mathrm{~V}\) & & 0.4 & & \\
\hline & & \(\mathrm{U}_{\mathrm{b}}=12 \mathrm{~V}\); Gold- DA & & 1.5 & & \\
\hline \multirow[t]{2}{*}{Power-up current, Ethernet Interface} & \multirow[b]{2}{*}{Ipower-on, Enet} & \(\mathrm{U}_{\mathrm{b}}=12 \mathrm{~V}^{\mathrm{a}}\) & 2.1 & & & \\
\hline & & \(\mathrm{U}_{\mathrm{b}}=12 \mathrm{~V}\); Gold-DA & 3.1 & & & \\
\hline \multicolumn{7}{|l|}{Valid operation ranges} \\
\hline Temperature & \(\mathrm{T}_{\text {chassis }}\) & & +5 & & +60 & \({ }^{\circ} \mathrm{C}\) \\
\hline Relative humidity & \(\mathrm{F}_{\text {rel }}\) & no condensation & 0 & & 80 & \% \\
\hline \multicolumn{7}{|l|}{Storage} \\
\hline Temperature & T & & -20 & & +70 & \({ }^{\circ} \mathrm{C}\) \\
\hline \multicolumn{7}{|l|}{Connectors} \\
\hline DSUB connectors & \multicolumn{6}{|l|}{Metric ISO threads; UNC threads available as ordering option} \\
\hline \multicolumn{7}{|l|}{Dimensions} \\
\hline \multirow{3}{*}{Width \(\times\) height \(\times\) depth (height incl. connectors)} & \multirow{3}{*}{\(\mathrm{W} \times \mathrm{H} \times \mathrm{D}\)} & Gold-USB, Gold-ENET & & \(\times 75 \times\) & & \multirow{3}{*}{mm} \\
\hline & & with CAN Add-On & & ight: + & & \\
\hline & & with clips \({ }^{\text {b }}\) & \multicolumn{3}{|l|}{Height: +7; depth: +26} & \\
\hline \multicolumn{7}{|l|}{Net weight} \\
\hline \multirow{3}{*}{Weight} & \multirow{3}{*}{\(\mathrm{m}_{\text {Net }}\)} & Gold-USB, Gold-ENET & & 1320 & & \multirow{3}{*}{g} \\
\hline & & with CAN Add-On & \multicolumn{3}{|c|}{1760} & \\
\hline & & Clips \({ }^{\text {b }}\) & \multicolumn{3}{|c|}{32} & \\
\hline
\end{tabular}
a. applies to Gold-CO1, too
b. Accessories for DIN rail mounting: Gold-Mount
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|l|}{Digital Inputs/Outputs} \\
\hline Parameters & Symbol & Conditions & min. & typ. & max. & Unit \\
\hline \multicolumn{7}{|l|}{I/O-lines} \\
\hline \multirow[b]{2}{*}{Number} & DIO00:DIO31 & \multicolumn{5}{|l|}{32 (programmable in groups of 8 as inputs or outputs)} \\
\hline & EVENT & \multicolumn{5}{|l|}{ext. trigger input (positive TTL logic)} \\
\hline \multicolumn{7}{|l|}{Inputs} \\
\hline Max. input voltage & & \(\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}\) & -0.5 & & +5.5 & \multirow{3}{*}{V} \\
\hline \multirow[t]{2}{*}{Logic input voltage} & \(\mathrm{V}_{\mathrm{IH}}\) (High) & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\) & 2.4 & & & \\
\hline & \(\mathrm{V}_{\text {IL }}\) (Low) & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\) & & & 0.8 & \\
\hline Logic input current & I & \(\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}\) & & \(\pm 0.01\) & \(\pm 2\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{7}{|l|}{Outputs} \\
\hline \multirow[t]{2}{*}{Logic output voltage} & \(\mathrm{V}_{\mathrm{OH}}\) (High) & \(\mathrm{l}_{\text {OH }}=-6 \mathrm{~mA}\) & 3.84 & 4.3 & & \multirow[t]{2}{*}{V} \\
\hline & \(\mathrm{V}_{\text {OL }}\) (Low) & \(\mathrm{l}_{\mathrm{OL}}=+6 \mathrm{~mA}\) & & 0.17 & 0.33 & \\
\hline \multirow[b]{2}{*}{Logic output current} & Io & per DIO line & & & \(\pm 35\) & \multirow[b]{2}{*}{mA} \\
\hline & \(\mathrm{I}_{\text {total }}\) & all DIGIN or. all DIGOUT via \(V_{C C} / G N D\) & & & \(\pm 70\) & \\
\hline \multicolumn{7}{|l|}{EVENT Input} \\
\hline Edge recognition, pos. & \(\mathrm{V}_{\mathrm{T}_{+}}\)(Low) & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\) & 1.65 & 1.9 & 2.15 & \multirow[b]{2}{*}{V} \\
\hline Switching hysteresis & \(\mathrm{V}_{\mathrm{T}+}-\mathrm{V}_{\mathrm{T}-}\) & & 0.4 & 0.9 & & \\
\hline \multirow{2}{*}{Input current} & \(\mathrm{I}_{\mathrm{H}}\) & \(\mathrm{V}_{1}=2.7 \mathrm{~V}\) & & & 20 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & \(1 / 1\) & \(\mathrm{V}_{1}=0.4 \mathrm{~V}\) & & & -50 & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|l|}{Analog Inputs/Outputs} \\
\hline Parameters & Symbol & Conditions & min. & typ. & max. & Unit \\
\hline \multicolumn{7}{|l|}{Inputs} \\
\hline Number & \multicolumn{6}{|l|}{\(2 \times 8\) via multiplexer, differential} \\
\hline Input resistance & \(\mathrm{R}_{\mathrm{i}}\) & & 323.4 & 330 & 336.6 & \(\mathrm{k} \Omega\) \\
\hline Overvoltage & \(\mathrm{U}_{\text {in max. }}\) & ON \& OFF & & & \(\pm 35\) & V \\
\hline \multirow[t]{2}{*}{Multiplexer settling time} & \multirow[t]{2}{*}{\(\mathrm{t}_{\text {MUX }}\)} & 1 LSB 14-bit & & 2.5 & & \(\mu \mathrm{s}\) \\
\hline & & 1 LSB 16-bit & & 6.5 & & \(\mu \mathrm{s}\) \\
\hline \multicolumn{7}{|l|}{ADC 14-bit} \\
\hline Conversion time & \(\mathrm{t}_{\text {conv }}\) & & & & 0.5 & \(\mu \mathrm{s}\) \\
\hline \multirow{4}{*}{Measurement range} & \multirow{4}{*}{\(\mathrm{U}_{\text {in }}\)} & \(\mathrm{F}_{\mathrm{v}}=1\) & -10 & & +9.999695 & \multirow{5}{*}{V} \\
\hline & & \(\mathrm{F}_{\mathrm{v}}=2\) & -5 & & +4.999847 & \\
\hline & & \(\mathrm{F}_{\mathrm{v}}=4\) & -2.5 & & +2.499924 & \\
\hline & & \(\mathrm{F}_{\mathrm{v}}=8\) & -1.25 & & +1.249962 & \\
\hline Diff. common mode voltage. & & & & & \(\pm 2.5\) & \\
\hline Integral non-linearity & INL & & & \(\pm 1\) & \(\pm 3\) & ISB \\
\hline Differential non-linearity & DNL & & & \(\pm 0.25\) & \(\pm 0.5\) & LSB \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|l|}{Analog Inputs/Outputs} \\
\hline Parameters & Symbol & Conditions & min. & typ. & max. & Unit \\
\hline \multirow{2}{*}{Offset} & Drift & & & \(\pm 2\) & & ppm/K \\
\hline & Error & \multicolumn{5}{|l|}{adjustable} \\
\hline \multirow{2}{*}{Gain} & Drift & & & \(\pm 5\) & & ppm/K \\
\hline & Error & \multicolumn{5}{|l|}{adjustable} \\
\hline \multicolumn{7}{|l|}{ADC 16-bit} \\
\hline Conversion time & \(\mathrm{t}_{\text {conv }}\) & & & & 5 & \(\mu \mathrm{s}\) \\
\hline \multirow{4}{*}{Measurement range} & \multirow{4}{*}{\(\mathrm{U}_{\text {in }}\)} & \(\mathrm{F}_{\mathrm{v}}=1\) & -10 & & +9.999695 & \multirow{5}{*}{V} \\
\hline & & \(\mathrm{F}_{\mathrm{v}}=2\) & -5 & & +4.999847 & \\
\hline & & \(\mathrm{F}_{\mathrm{v}}=4\) & -2.5 & & +2.499924 & \\
\hline & & \(\mathrm{F}_{\mathrm{v}}=8\) & -1.25 & & +1.249962 & \\
\hline \multicolumn{2}{|l|}{Diff. common mode voltage} & & & & \(\pm 2.5\) & \\
\hline Integral non-linearity & INL & & & \(\pm 1\) & \(\pm 3\) & \multirow{2}{*}{LSB} \\
\hline Differential non-linearity & DNL & & & \(\pm 0.25\) & \(\pm 0.5\) & \\
\hline \multirow{2}{*}{Offset} & Drift & & & \(\pm 2\) & & ppm/K \\
\hline & Error & \multicolumn{5}{|l|}{Adjustable} \\
\hline \multirow{2}{*}{Gain} & Drift & & & \(\pm 5\) & & ppm/K \\
\hline & Error & \multicolumn{5}{|l|}{Adjustable} \\
\hline \multicolumn{7}{|l|}{Outputs: DAC 16-bit} \\
\hline Number & \multicolumn{6}{|l|}{(with DA add-on: 8)} \\
\hline Output voltage & \(\mathrm{U}_{\text {out }}\) & & -10 & & +9.999695 & V \\
\hline \multirow[b]{2}{*}{Settling time} & \multirow[b]{2}{*}{\(\mathrm{t}_{\text {settle }}\)} & 2V jump & & 3 & & \multirow[b]{2}{*}{\(\mu \mathrm{s}\)} \\
\hline & & FSR \({ }^{\text {a }}\) (20V) & & 10 & & \\
\hline Permissible current & & & & & \(\pm 25\) & mA \\
\hline Integral non-linearity & INL & & & & \(\pm 2\) & SB \\
\hline Differential non-linearity & DNL & & & & \(\pm 1\) & LSB \\
\hline \multirow{2}{*}{Offset} & Drift & & & \(\pm 1\) & & ppm/K \\
\hline & Error & \multicolumn{5}{|l|}{Adjustable} \\
\hline \multirow[b]{2}{*}{Gain} & Drift & & & \(\pm 3\) & & ppm/K \\
\hline & Error & \multicolumn{5}{|l|}{Adjustable} \\
\hline
\end{tabular}
a. Full Scale Range
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|l|}{Processor} \\
\hline Parameters & Symbol & Conditions & min. & typ. & max. & Unit \\
\hline Type & \multicolumn{6}{|l|}{ADSP21062 (SHARC \({ }^{\text {TM }}\) )} \\
\hline Manufacturer & \multicolumn{6}{|l|}{Analog Devices} \\
\hline Clock frequency & \(\mathrm{f}_{\text {CLK }}\) & & & 40 & & MHz \\
\hline Register width & & & & 32 & & Bit \\
\hline \multirow{2}{*}{Internal memory} & \multirow{2}{*}{SRAM} & for programs & & 128 & \(256{ }^{\text {a }}\) & \multirow{2}{*}{kByte} \\
\hline & & for data & & 128 & \(256{ }^{\text {a }}\) & \\
\hline External memory & SDRAM & & & 16 & \(64^{\text {a }}\) & MByte \\
\hline
\end{tabular}
a. combined memory expansion G-MEM-64
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|l|}{CO1 Add-On} \\
\hline Parameters & Symbol & Conditions & min. & typ. & max. & Unit \\
\hline \multicolumn{7}{|l|}{Counter} \\
\hline Number & \multicolumn{6}{|l|}{4 counters (CNTR1 ... CNTR4)} \\
\hline Inputs & \multicolumn{6}{|l|}{For each counter 3 differential inputs (A/CLK, B/DIR, CLR/LATCH); counter inputs programmable in pairs for differential or TTL mode (single-ended)} \\
\hline Counter resolution & & & & 32 & & Bit \\
\hline \multirow{2}{*}{Count frequency} & \multirow[t]{2}{*}{\(\mathrm{f}_{\text {CLK }}\)} & Input CLK & & 20 & & \multirow{2}{*}{MHz} \\
\hline & & Input A/B & & 5 & & \\
\hline Latch width & LATCH & & & 32 & & Bit \\
\hline \multicolumn{7}{|l|}{Reference quartz oscillator} \\
\hline Reference frequency & \(\mathrm{f}_{\text {ref }}\) & & & 20 & & \multirow{2}{*}{MHz} \\
\hline Prescaler by 4 & \(\mathrm{f}_{\text {ref }} / 4\) & & & 5 & & \\
\hline Accuracy and Drift & & & & & 100 & ppm \\
\hline \multicolumn{7}{|l|}{Counter inputs differential \({ }^{\text {a }}\)} \\
\hline Differential input threshold voltage & \(\mathrm{V}_{\text {TH }}\) & \[
\begin{gathered}
-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq \\
13.2 \mathrm{~V}
\end{gathered}
\] & -200 & & +200 & mV \\
\hline Input hysteresis & \(\Delta \mathrm{V}_{\mathrm{TH}}\) & \[
\begin{gathered}
-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq \\
13.2 \mathrm{~V}
\end{gathered}
\] & & 40 & & mV \\
\hline Range of common mode voltage & \(\mathrm{V}_{\mathrm{CM}}\) & & -10 & & +13.2 & V \\
\hline Differential slew rate & & & 0.33 & & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Permissible differential input voltage & & for each input & & & \(\pm 3.9\) & V \\
\hline \multicolumn{7}{|l|}{Counter inputs single ended \({ }^{\text {b }}\) (with Schmitt trigger)} \\
\hline Edge recognition, pos. & \(\mathrm{V}_{\mathrm{T}+}\) (Low) & \multirow{3}{*}{\(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\)} & 1.65 & 1.9 & 2.15 & \multirow{3}{*}{V} \\
\hline Edge recognition, neg. & \(\mathrm{V}_{\mathrm{T}-}\) (Low) & & 0.75 & 1.0 & 1.25 & \\
\hline Switching hysteresis & \(\mathrm{V}_{\mathrm{T}+}-\mathrm{V}_{\mathrm{T}-}\) & & 0.4 & 0.9 & & \\
\hline \multirow{2}{*}{Input current} & \(\mathrm{I}_{\mathrm{H}}\) & \(\mathrm{V}_{1}=2.7 \mathrm{~V}\) & & & 20 & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & \(\mathrm{I}_{\mathrm{L}}\) & \(\mathrm{V}_{1}=0.4 \mathrm{~V}\) & & & -50 & \\
\hline
\end{tabular}
a. see also data sheet MAX3098 from MAXIM
b. see also data sheet 74LS19 from Texas Instruments

\section*{A. 2 Hardware Addresses - General Overview}

\section*{Hardware addresses for ADCs}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Address [HEX] & Function & \[
\begin{array}{|l|}
\hline \text { Bit } \\
31: 16
\end{array}
\] & |15:10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & & 1 & 0 & Commentary \\
\hline \multirow{4}{*}{20400000} & Set MUX 1: channels 1, 3, 5, .., 15 & - & - & - & - & & & - & - & - & n & n & n & \[
\begin{aligned}
& \text { ""nnn"'" binary = 0... } 7 \text { decimal, } \\
& \text { selected ch. = nnn + }
\end{aligned}
\] \\
\hline & Set MUX 2: channels \(2,4,6, \ldots, 16\) & - & - & - & - & & & n & n & n & - & - & - & \[
\begin{aligned}
& \text { "'"nnn"'" binary = 0...7 decimal, } \\
& \text { selected ch. = 2(nnn + } 1
\end{aligned}
\] \\
\hline & Gain PGA 1 & - & - & - & - & 9 & g & - & - & - & - & - & - & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { ""gg"'" binary = } 0 . . .3 \text { decimal, } \\
& \text { selected gain }=2 g g
\end{aligned}
\]} \\
\hline & Gain PGA 2 & - & - & g & g & - & - & - & - & - & - & - & - & \\
\hline \multirow{4}{*}{20400010} & Start conversion: ADC 1 (16-bit) & - & - & - & - & & & - & - & - & 1 & - & S & \multirow{4}{*}{\(s=0\) : start conversion s = 1 : no effect} \\
\hline & Start conversion: ADC 2 (16-bit) & - & - & - & - & & - & - & - & - & 1 & S & - & \\
\hline & Start conversion: ADC 1 (14-bit) & - & - & - & - & - & & - & - & S & 1 & - & - & \\
\hline & Start conversion: ADC 2 (14-bit) & - & - & - & - & - & - & - & S & - & 1 & - & - & \\
\hline \multirow{4}{*}{20400020} & EOC status: ADC 1 (16-bit) & - & - & - & - & & - & - & - & - & - & - & e & \multirow{4}{*}{e \(=0\) : end of conversion \(e=1\) : conversion is running} \\
\hline & EOC status: ADC 2 (16-bit) & - & - & - & - & - & - & - & - & - & - & e & - & \\
\hline & EOC status: ADC 1 (14-bit) & - & - & - & - & - & - & - & - & e & - & - & - & \\
\hline & EOC status: ADC 2 (14-bit) & - & - & - & - & - & - & - & e & - & - & - & - & \\
\hline 20400030 & Read out register: ADC 1 (16-bit) & - & X & x & x & X & x & x & X & x & x & x & X & \multirow{8}{*}{\(x\) : result of conversion} \\
\hline 20400040 & Read out register: ADC 2 (16-bit) & - & X & X & X & X & X & X & X & X & x & X & X & \\
\hline 20400130 & Read out register: ADC 1 (14-bit) & - & X & X & X & x & X & X & X & X & x & 0 & 0 & \\
\hline 20400140 & Read out register: ADC 2 (14-bit) & - & X & X & x & X & X & x & x & x & X & 0 & 0 & \\
\hline 20400100 & Read out register and start conversion: ADC 1 (16-bit) & - & X & X & X & x & X & X & X & x & X & X & X & \\
\hline 20400110 & Read out register and start conversion: ADC 2 (16-bit) & - & X & X & X & x & X & X & X & x & x & x & x & \\
\hline 20400120 & Read out register and start conversion: ADC 1 (14-bit) & - & X & x & X & x & x & X & X & x & x & x & x & \\
\hline 204001D0 & Read out register and start conversion: ADC 2 (14-bit) & - & x & x & x & x & x & x & x & x & x & x & x & \\
\hline
\end{tabular}

\section*{Hardware addresses for DACs}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Address [HEX] & Function & \[
\begin{array}{|l|}
\hline \text { Bit } \\
31: 16
\end{array}
\] & |15:10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & Commentary \\
\hline 20400010 & Start conversion: All DACs synchronously & - & - & - & - & - & - & - & 1 & 1 & S & 1 & 1 & \[
\begin{aligned}
& s=0: \text { start conversion } \\
& s=1: \text { no effect }
\end{aligned}
\] \\
\hline 20400050 & Write only to the register: DAC 1 & - & X & X & X & X & x & X & X & x & x & X & x & \multirow{8}{*}{\(x\) : digital value to be converted} \\
\hline 20400060 & Write only to the register: DAC 2 & - & X & X & X & X & X & X & x & X & X & X & x & \\
\hline 20400070 & Write only to the register: DAC 3 (Gold-DA) & - & X & X & X & X & X & X & x & X & X & X & x & \\
\hline 20400080 & Write only to the register: DAC 4 (Gold-DA) & - & X & x & X & X & x & x & x & x & X & x & x & \\
\hline 20400090 & Write only to the register: DAC 5 (Gold-DA) & - & x & X & x & x & x & x & x & x & x & x & x & \\
\hline \(204000 \mathrm{A0}\) & Write only to the register: DAC 6 (Gold-DA) & - & X & x & X & X & x & X & x & x & X & X & X & \\
\hline 20400190 & Write only to the register: DAC 7 (Gold-DA) & - & X & X & X & X & X & x & x & x & x & X & x & \\
\hline 204001A0 & Write only to the register: DAC 8 (Gold-DA) & - & x & X & X & x & x & x & X & x & x & X & X & \\
\hline 20400200 & Write to the register and start conversion immediately: DAC 1 & - & X & X & X & X & X & X & X & x & X & X & X & \multirow{8}{*}{\(x\) : digital value to be converted} \\
\hline 20400210 & Write to the register and start conversion immediately: DAC 2 & - & X & x & X & X & X & x & x & X & X & X & X & \\
\hline 20400220 & Write to the register and start conversion immediately: DAC 3 (Gold-DA) & - & X & X & X & X & X & X & X & X & x & X & X & \\
\hline 20400230 & Write to the register and start conversion immediately: DAC 4 (Gold-DA) & - & X & X & X & X & X & X & X & X & X & X & X & \\
\hline 20400240 & Write to the register and start conversion immediately: DAC 5 (Gold-DA) & - & X & X & X & X & X & X & X & X & X & X & X & \\
\hline 20400250 & Write to the register and start conversion immediately: DAC 6 (Gold-DA) & - & X & x & X & X & x & x & X & x & x & X & x & \\
\hline 20400260 & Write to the register and start conversion immediately: DAC 7 (Gold-DA) & - & X & X & X & X & X & X & X & X & X & X & X & \\
\hline 20400270 & Write to the register and start conversion immediately: DAC 8 (Gold-DA) & - & X & x & x & X & X & x & X & X & X & X & x & \\
\hline
\end{tabular}

Hardware addresses for digital inputs / outputs
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Address [HEX] & Function & \[
\begin{array}{|l|}
\hline \text { Bit } \\
31: 16
\end{array}
\] & 15:10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & Commentary \\
\hline 204000B0 & Input registers DIO15:00 & - & X & x & x & x & X & X & x & X & x & x & X & \multirow[b]{2}{*}{\(x\) : digital value read in} \\
\hline 204001B0 & Input registers DIO31:16 & - & X & X & X & x & X & X & X & X & x & x & x & \\
\hline 204001C0 & Output registers DIO15:00 & - & X & x & x & x & x & x & x & x & x & x & X & \multirow[b]{2}{*}{x : digital value to be output} \\
\hline 204000C0 & Output registers DIO31:16 & - & X & X & X & X & X & X & x & x & X & x & X & \\
\hline
\end{tabular}

Hardware addresses for CO1 counter add-on
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Address [HEX] & Function & \[
\begin{array}{|l|}
\hline \text { Bit } \\
31: 04
\end{array}
\] & & 2 & 1 & 0 & Commentary \\
\hline 20400204 & Read out Latch A: Counter 1 & X & X & X & X & X & \multirow{8}{*}{\(x\) : Contents of the latch} \\
\hline 20400208 & Read out Latch B: Counter 1 & X & X & X & X & x & \\
\hline 20400214 & Read out Latch A: Counter 2 & X & x & x & X & X & \\
\hline 20400218 & Read out Latch B: Counter 2 & X & X & X & X & \(x\) & \\
\hline 20400224 & Read out Latch A: Counter 3 & X & X & X & X & x & \\
\hline 20400238 & Read out Latch B: Counter 3 & x & x & x & X & X & \\
\hline 20400234 & Read out Latch A: Counter 4 & X & X & x & X & x & \\
\hline 20400238 & Read out Latch B: Counter 4 & X & X & X & X & X & \\
\hline 20400300 & Enable counter & - & X & X & X & X & \begin{tabular}{l}
\(x=0\) : Disable counter \\
x = 1 : Enable counter
\end{tabular} \\
\hline 20400304 & Set counter inputs to TTL or differential mode (in pairs only) & - & - & - & y & \(x\) & \begin{tabular}{l}
x : counter inputs 1+2 \\
\(y\) : counter inputs \(3+4\) \\
\(x, y=0:\) TTL (single-ended) \\
\(x, y=1\) : differential
\end{tabular} \\
\hline 20400310 & Clear counter & - & X & X & X & X & \(x=0\) : No influence \(x=1\) : Clear counter \\
\hline 20400320 & Latch counter & - & X & X & X & X & \(x=0\) : No influence \(x=1\) : Latch counter \\
\hline 20400330 & Input: CLR or LATCH & - & X & X & X & X & \[
\begin{aligned}
& x=0: \text { CLR input } \\
& x=1: \text { LATCH input }
\end{aligned}
\] \\
\hline 20400340 & Impulse/event counter or impulse/pause duration measurement & - & X & X & X & x & \(\mathrm{x}=0\) : External clock input x = 1 : Int. ref. \(\operatorname{clock}(20 / 5 \mathrm{MHz})\) \\
\hline 20400350 & 4 edge evaluation/CLK+DIR or \(20 / 5 \mathrm{MHz}\) reference clock & - & x & X & X & x & \[
\begin{aligned}
& \text { CNT_MODE = 0: } \\
& \text { x =0:4-FI.; x = 1: CLK+DIR } \\
& \text { CNT_MODE = 1: } \\
& x=0: 20 \mathrm{MHz} ; x=1: 5 \mathrm{MHz}
\end{aligned}
\] \\
\hline 20400370 & Counter: Error register \({ }^{\text {a }}\) & \multicolumn{5}{|l|}{several bits} & Error bits, see CNT_GETSTATUS \\
\hline
\end{tabular}
aYou have to reset this register manually!

\section*{A. 3 Hardware revisions}

The revision of a Gold system is marked on the bottom of the casing. The differences of the revision status' are shown below.
\begin{tabular}{|c|c|l|}
\hline Revision & \begin{tabular}{c} 
First \\
release
\end{tabular} & Changes to previous revision status \\
\hline A & 1998 & First release with link data connection. \\
\hline B1 & Nov. 2002 & Protoype (internal use only, not delivered to customers) \\
\hline B2 & Apr. 2003 & \begin{tabular}{l} 
Data connection to PC no longer via link, but via Ethernet or USB. \\
All analog inputs and counter inputs are only available with differential operation \\
mode.
\end{tabular} \\
\hline B3 & Nov. 2003 & \begin{tabular}{l} 
Additional TTL counter inputs for single-ended operation mode (for use as alterna- \\
tive to counter inputs for differential operation mode). \\
New option Gold-D with DSUB connectors instead of BNC sockets.
\end{tabular} \\
\hline B4 & Dec. 2003 & Several enhancements \\
\hline B5 & Mar. 2004 & \begin{tabular}{l} 
Several enhancements \\
Layout change of printed circuit board
\end{tabular} \\
\hline B6 & Aug. 2004 & \begin{tabular}{l} 
Enhanced Ethernet interface (ENET-2) with increased data throughput. \\
New option Gold-CAN with several communication interfaces.
\end{tabular} \\
\hline
\end{tabular}

\section*{A. 4 RoHS Declaration of Conformity}

The directive 2002/95/EG of the European Union on the restriction of the use of certain hazardous substances in electrical und electronic equipment (RoHS directive) has become operative as from \(1^{\text {st }}\) July, 2006.

The following substances are involved:
- Lead (Pb)
- Cadmium (Cd)
- Hexavalent chromium (Cr VI)
- Polybrominated biphenyls (PBB)
- Polybrominated diphenyl ethers (PBDE)
- Mercury (Hg)

The product line ADwin-Gold complies with the requirements of the RoHS directive in all delivered variants since June 2006.
A. 5 Baudrates for the CAN bus

ADwin-Gold-CAN provides CAN bus interfaces, version „high speed". The following baudrates can be set:
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{Available Baud rates [Bit/s]} \\
\hline 1000000.0000 & 888888.8889 & 800000.0000 & 727272.7273 & 666666.6667 \\
\hline 615384.6154 & 571428.5714 & 533333.3333 & 500000.0000 & 470588.2353 \\
\hline 444444.4444 & 421052.6316 & 400000.0000 & 380952.3810 & 363636.3636 \\
\hline 347826.0870 & 333333.3333 & 320000.0000 & 307692.3077 & 296296.2963 \\
\hline 285714.2857 & 266666.6667 & 250000.0000 & 242424.2424 & 235294.1176 \\
\hline 222222.2222 & 210526.3158 & 205128.2051 & 200000.0000 & 190476.1905 \\
\hline 181818.1818 & 177777.7778 & 173913.0435 & 166666.6667 & 160000.0000 \\
\hline 156862.7451 & 153846.1538 & 148148.1481 & 145454.5455 & 142857.1429 \\
\hline 140350.8772 & 133333.3333 & 126984.1270 & 125000.0000 & 123076.9231 \\
\hline 121212.1212 & 117647.0588 & 115942.0290 & 114285.7143 & 111111.1111 \\
\hline 106666.6667 & 105263.1579 & 103896.1039 & 102564.1026 & 100000.0000 \\
\hline 98765.4321 & 95238.0952 & 94117.6471 & 90909.0909 & 88888.8889 \\
\hline 87912.0879 & 86956.5217 & 84210.5263 & 83333.3333 & 81632.6531 \\
\hline 80808.0808 & 80000.0000 & 78431.3725 & 76923.0769 & 76190.4762 \\
\hline 74074.0741 & 72727.2727 & 71428.5714 & 70175.4386 & 69565.2174 \\
\hline 68376.0684 & 67226.8908 & 66666.6667 & 66115.7025 & 64000.0000 \\
\hline 63492.0635 & 62500.0000 & 61538.4615 & 60606.0606 & 60150.3759 \\
\hline 59259.2593 & 58823.5294 & 57971.0145 & 57142.8571 & 55944.0559 \\
\hline 55555.5556 & 54421.7687 & 53333.3333 & 52631.5789 & 52287.5817 \\
\hline 51948.0519 & 51282.0513 & 50000.0000 & 49689.4410 & 49382.7160 \\
\hline 48484.8485 & 47619.0476 & 47337.2781 & 47058.8235 & 46783.6257 \\
\hline 45714.2857 & 45454.5455 & 44444.4444 & 43956.0440 & 43478.2609 \\
\hline 42780.7487 & 42328.0423 & 42105.2632 & 41666.6667 & 41025.6410 \\
\hline 40816.3265 & 40404.0404 & 40000.0000 & 39215.6863 & 38647.3430 \\
\hline 38461.5385 & 38277.5120 & 38095.2381 & 37037.0370 & 36363.6364 \\
\hline 36199.0950 & 35714.2857 & 35555.5556 & 35087.7193 & 34782.6087 \\
\hline 34632.0346 & 34482.7586 & 34188.0342 & 33613.4454 & 33333.3333 \\
\hline 33057.8512 & 32921.8107 & 32388.6640 & 32258.0645 & 32000.0000 \\
\hline 31746.0317 & 31620.5534 & 31372.5490 & 31250.0000 & 30769.2308 \\
\hline 30651.3410 & 30303.0303 & 30075.1880 & 29629.6296 & 29411.7647 \\
\hline 29304.0293 & 29090.9091 & 28985.5072 & 28673.8351 & 28571.4286 \\
\hline 28070.1754 & 27972.0280 & 27777.7778 & 27681.6609 & 27586.2069 \\
\hline 27210.8844 & 27027.0270 & 26936.0269 & 26755.8528 & 26666.6667 \\
\hline 26315.7895 & 26143.7908 & 25974.0260 & 25806.4516 & 25641.0256 \\
\hline 25396.8254 & 25078.3699 & 25000.0000 & 24844.7205 & 24767.8019 \\
\hline 24691.3580 & 24615.3846 & 24390.2439 & 24242.4242 & 24024.0240 \\
\hline 23809.5238 & 23668.6391 & 23529.4118 & 23460.4106 & 23391.8129 \\
\hline 23255.8140 & 23188.4058 & 22988.5057 & 22857.1429 & 22792.0228 \\
\hline 22727.2727 & 22408.9636 & 22222.2222 & 22160.6648 & 22038.5675 \\
\hline 21978.0220 & 21739.1304 & 21680.2168 & 21621.6216 & 21505.3763 \\
\hline 21390.3743 & 21333.3333 & 21276.5957 & 21220.1592 & 21164.0212 \\
\hline 21052.6316 & 20833.3333 & 20779.2208 & 20671.8346 & 20512.8205 \\
\hline 20460.3581 & 20408.1633 & 20202.0202 & 20050.1253 & 20000.0000 \\
\hline 19851.1166 & 19753.0864 & 19704.4335 & 19656.0197 & 19607.8431 \\
\hline 19512.1951 & 19323.6715 & 19230.7692 & 19138.7560 & 19047.6190 \\
\hline 18912.5296 & 18867.9245 & 18823.5294 & 18648.0186 & 18604.6512 \\
\hline 18518.5185 & 18433.1797 & 18390.8046 & 18306.6362 & 18181.8182 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{Available Baud rates [Bit/s]} \\
\hline 18140.5896 & 18099.5475 & 18018.0180 & 17857.1429 & 17777.7778 \\
\hline 17738.3592 & 17582.4176 & 17543.8596 & 17429.1939 & 17391.3043 \\
\hline 17316.0173 & 17241.3793 & 17204.3011 & 17094.0171 & 17021.2766 \\
\hline 16949.1525 & 16913.3192 & 16842.1053 & 16806.7227 & 16771.4885 \\
\hline 16666.6667 & 16632.0166 & 16563.1470 & 16528.9256 & 16460.9053 \\
\hline 16393.4426 & 16326.5306 & 16260.1626 & 16227.1805 & 16194.3320 \\
\hline 16161.6162 & 16129.0323 & 16000.0000 & 15873.0159 & 15810.2767 \\
\hline 15779.0927 & 15686.2745 & 15625.0000 & 15594.5419 & 15503.8760 \\
\hline 15473.8878 & 15444.0154 & 15384.6154 & 15325.6705 & 15238.0952 \\
\hline 15180.2657 & 15151.5152 & 15122.8733 & 15094.3396 & 15065.9134 \\
\hline 15037.5940 & 15009.3809 & 14842.3006 & 14814.8148 & 14705.8824 \\
\hline 14652.0147 & 14571.9490 & 14545.4545 & 14519.0563 & 14492.7536 \\
\hline 14414.4144 & 14336.9176 & 14311.2701 & 14285.7143 & 14260.2496 \\
\hline 14184.3972 & 14109.3474 & 14035.0877 & 13986.0140 & 13937.2822 \\
\hline 13913.0435 & 13888.8889 & 13840.8304 & 13793.1034 & 13722.1269 \\
\hline 13675.2137 & 13605.4422 & 13582.3430 & 13559.3220 & 13513.5135 \\
\hline 13468.0135 & 13445.3782 & 13377.9264 & 13333.3333 & 13289.0365 \\
\hline 13223.1405 & 13157.8947 & 13136.2890 & 13114.7541 & 13093.2897 \\
\hline 13071.8954 & 13008.1301 & 12987.0130 & 12903.2258 & 12882.4477 \\
\hline 12820.5128 & 12800.0000 & 12759.1707 & 12718.6010 & 12698.4127 \\
\hline 12578.6164 & 12558.8697 & 12539.1850 & 12500.0000 & 12422.3602 \\
\hline 12403.1008 & 12383.9009 & 12345.6790 & 12326.6564 & 12307.6923 \\
\hline 12288.7865 & 12195.1220 & 12158.0547 & 12121.2121 & 12066.3650 \\
\hline 12030.0752 & 12012.0120 & 11994.0030 & 11922.5037 & 11904.7619 \\
\hline 11851.8519 & 11834.3195 & 11764.7059 & 11730.2053 & 11695.9064 \\
\hline 11661.8076 & 11627.9070 & 11611.0305 & 11594.2029 & 11544.0115 \\
\hline 11494.2529 & 11477.7618 & 11428.5714 & 11396.0114 & 11379.8009 \\
\hline 11363.6364 & 11347.5177 & 11299.4350 & 11220.1964 & 11204.4818 \\
\hline 11188.8112 & 11111.1111 & 11080.3324 & 11034.4828 & 11019.2837 \\
\hline 10989.0110 & 10943.9124 & 10928.9617 & 10884.3537 & 10869.5652 \\
\hline 10840.1084 & 10810.8108 & 10796.2213 & 10781.6712 & 10752.6882 \\
\hline 10695.1872 & 10666.6667 & 10638.2979 & 10610.0796 & 10582.0106 \\
\hline 10540.1845 & 10526.3158 & 10457.5163 & 10430.2477 & 10416.6667 \\
\hline 10389.6104 & 10335.9173 & 10322.5806 & 10296.0103 & 10269.5764 \\
\hline 10256.4103 & 10230.1790 & 10204.0816 & 10101.0101 & 10088.2724 \\
\hline 10062.8931 & 10025.0627 & 10012.5156 & 10000.0000 & 9937.8882 \\
\hline 9925.5583 & 9876.5432 & 9852.2167 & 9828.0098 & 9803.9216 \\
\hline 9791.9217 & 9768.0098 & 9756.0976 & 9696.9697 & 9685.2300 \\
\hline 9661.8357 & 9615.3846 & 9603.8415 & 9569.3780 & 9523.8095 \\
\hline 9456.2648 & 9433.9623 & 9411.7647 & 9400.7051 & 9367.6815 \\
\hline 9356.7251 & 9324.0093 & 9302.3256 & 9291.5215 & 9259.2593 \\
\hline 9227.2203 & 9216.5899 & 9195.4023 & 9153.3181 & 9142.8571 \\
\hline 9090.9091 & 9070.2948 & 9049.7738 & 9039.5480 & 9009.0090 \\
\hline 8958.5666 & 8928.5714 & 8918.6176 & 8888.8889 & 8879.0233 \\
\hline 8869.1796 & 8859.3577 & 8771.9298 & 8743.1694 & 8714.5969 \\
\hline 8695.6522 & 8658.0087 & 8648.6486 & 8620.6897 & 8602.1505 \\
\hline 8592.9108 & 8556.1497 & 8547.0085 & 8510.6383 & 8483.5631 \\
\hline 8474.5763 & 8465.6085 & 8456.6596 & 8421.0526 & 8403.3613 \\
\hline 8385.7442 & 8333.3333 & 8281.5735 & 8264.4628 & 8255.9340 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{Available Baud rates [Bit/s]} \\
\hline 8230.4527 & 8205.1282 & 8196.7213 & 8163.2653 & 8130.0813 \\
\hline 8113.5903 & 8105.3698 & 8097.1660 & 8088.9788 & 8080.8081 \\
\hline 8064.5161 & 8000.0000 & 7976.0718 & 7944.3893 & 7936.5079 \\
\hline 7905.1383 & 7843.1373 & 7812.5000 & 7804.8780 & 7797.2710 \\
\hline 7774.5384 & 7751.9380 & 7736.9439 & 7729.4686 & 7714.5612 \\
\hline 7692.3077 & 7662.8352 & 7655.5024 & 7619.0476 & 7590.1328 \\
\hline 7575.7576 & 7561.4367 & 7547.1698 & 7532.9567 & 7518.7970 \\
\hline 7469.6545 & 7441.8605 & 7421.1503 & 7407.4074 & 7400.5550 \\
\hline 7386.8883 & 7352.9412 & 7326.0073 & 7285.9745 & 7272.7273 \\
\hline 7259.5281 & 7246.3768 & 7187.7808 & 7168.4588 & 7142.8571 \\
\hline 7136.4853 & 7130.1248 & 7111.1111 & 7098.4916 & 7092.1986 \\
\hline 7054.6737 & 7017.5439 & 6993.0070 & 6956.5217 & 6944.4444 \\
\hline 6926.4069 & 6902.5022 & 6896.5517 & 6861.0635 & 6820.1194 \\
\hline 6808.5106 & 6802.7211 & 6791.1715 & 6779.6610 & 6734.0067 \\
\hline 6688.9632 & 6683.3751 & 6666.6667 & 6611.5702 & 6578.9474 \\
\hline 6568.1445 & 6562.7564 & 6557.3770 & 6535.9477 & 6530.6122 \\
\hline 6493.5065 & 6456.8200 & 6451.6129 & 6441.2238 & 6410.2564 \\
\hline 6400.0000 & 6379.5853 & 6349.2063 & 6324.1107 & 6289.3082 \\
\hline 6274.5098 & 6269.5925 & 6250.0000 & 6245.1210 & 6211.1801 \\
\hline 6172.8395 & 6163.3282 & 6153.8462 & 6144.3932 & 6102.2121 \\
\hline 6060.6061 & 6046.8632 & 6037.7358 & 5997.0015 & 5961.2519 \\
\hline 5952.3810 & 5925.9259 & 5895.3574 & 5865.1026 & 5847.9532 \\
\hline 5818.1818 & 5797.1014 & 5772.0058 & 5747.1264 & 5714.2857 \\
\hline 5702.0670 & 5681.8182 & 5649.7175 & 5614.0351 & 5610.0982 \\
\hline 5555.5556 & 5521.0490 & 5517.2414 & 5464.4809 & 5434.7826 \\
\hline 5423.7288 & 5376.3441 & 5333.3333 & 5291.0053 & 5245.9016 \\
\hline 5208.3333 & 5161.2903 & 5079.3651 & 5000.0000 & \\
\hline
\end{tabular}
A. 6 Table of figures
Fig. 1 - Concept of the ADwin systems ..... 3
Fig. 2 - Block diagram of the ADwin-Gold ..... 4
Fig. 3 - Power supply connector (male) ..... 7
Fig. 4 - Schematic of ADwin-Gold (USB version) ..... 9
Fig. 5 - Schematic of ADwin-Gold-D (ENET version) ..... 10
Fig. 6 - Pin assignment of analog channels with Gold-D option ..... 11
Fig. 7 - Input circuitry of an analog input ..... 11
Fig. 8 - Zero offset in the standard setting of bipolar 10 Volt ..... 12
Fig. 9 - Storage of the ADC/DAC bits in the memory ..... 13
Fig. 10 - Pin assignment digital IOs ..... 14
Fig. 11 - Overview of the configuration with CONF_DIO ..... 16
Fig. 12 - Pin assignment of the DA add-on ..... 21
Fig. 13 - Block diagram of the Gold-CO1 counter add-on ..... 22
Fig. 14 - Pin assignment of the CO1 add-on ..... 23
Fig. 15 - Pin assignment counter voltage supply (Gold-D) ..... 24
Fig. 16 - Instructions of the Gold-CO1 counter add-on ..... 24
Fig. 17 - Circle for the interpretation of counter values ..... 25
Fig. 18 - Block diagram of the CO1 add-on in the mode "clock and direction". ..... 26
Fig. 19 - Block diagram of the CO1 add-on in the mode "four edge evaluation" ..... 27
Fig. 20 - Block diagram of the CO1 add-on in the mode "period duration measurement" ..... 28
Fig. 21 - Block diagram of the CO1 add-on mode "impulse width/pause duration" ..... 29
Fig. 22 - Pin assignment SSI decoder ..... 31
Fig. 23 - Listing: Conversion of Gray code into binary code ..... 32
Fig. 24 - CAN: Pin assignments ..... 33
Fig. 25 - RS-xxx: Baud rates ..... 37

\section*{A. 7 Index}

\section*{A}
accessories 42
ADC instructions
ADC 46
ADC12 48
ReadADC 50
ReadADC12 51
Set_Mux 52
Start_Conv-54
Wait_EOC • 55
add-on
CAN interface • 33
Gold-Boot 41
Gold-CAN • 30
Gold-DA • 21
RSxxx interface • 35
SSI decoder • 31
ADwin system, booting • 8
ADwin, system concept • 2
analog inputs
ADC:measure a channel
12 bit, 14 bit 48
16 bit 46
input circuitry • 11
overview • 10
read converted value
12 Bit, 14 Bit • 51
16 bit 50
set multiplexer • 52
start a conversion • 54
wait for end of conversion • 55
analog outputs
DA add-on • 21
DAC: output one value \(\cdot 45\)
overview • 11

\section*{B}
baudrates for the CAN bus • 8
block diagram \(\cdot 4\)
Boot
automatic - 41
from ADbasic • 7
bootloader. 41

\section*{C}
calibration • 17
CAN
add-on with SSI, CAN, RSxxx • 30
interface • 33
CAN bus
baudrates 8
CAN_Msg \(\cdot 84\)
En_Receive • 87
En_Transmit • 88
event 35
Get_CAN_Reg • 89
global mask 34
Read_Msg • 91
Read_Msg_Con • 93
Set_CAN_Baudrate • 95
Set_CAN_Reg • 96
Transmit - 97
CAN instructions
CAN_Msg - 84
En_CAN_Interrupt • 86
En_Receive • 87
En_Transmit - 88
Get_CAN_Reg 89
Init_CAN. 90
Read_Msg • 91
Read_Msg_Con • 93
Set_CAN_Baudrate • 95
Set_CAN_Reg • 96
Transmit. 97
chassis temperature 6
Cnt_. . . . 66-81
conversion, digit to voltage • 13
conversion, start of • 54
Counter
configure \(\cdot 24\)
evaluation of contents - 25
Four edge evaluation • 26
Gold-CO1 22
impulse width measurement \(\cdot 27\)
operating modes \(\cdot 22\)

\section*{D}

DAC . 45
delivery options - 5
digital channels
clear one output • 57
configure - 58
event input • 14
overview • 13
read all inputs - 60
read one input • 59
set all outputs • 61
set one output • 63
digital channels, instructions
Clear_Digout 57
Conf_DIO 58
Digin. 59
Digin_Word 60
Digout_Word 61
Set_Digout • 63

\section*{E}
earth protectiom \(\cdot 6\)
Encoder • 26
event
CAN bus • 35
hardware addresses 5
rising edge • 14

\section*{F}

Four edge evaluation • 26

\section*{G}

Gain factor \(\mathrm{k}_{\mathrm{v}}\) - 13
Gold
accessories - 5, 42
Boot add-on • 41
CAN add-on • 30
DA add-on • 21
delivery options - 5
overview - 4
standard delivery - 5

\section*{H}
hardware addresses • 5
hardware revisions • 7

\section*{I}
impulse width measurement • 27
input circuitry • 11
inputs
analog 10
analog, voltage range • 12
digital 13
external event • 14
open. 9
Installation
of hardware • 7
order of • 7
start • 1
instructions
analog inputs and outputs \(\cdot 44\)
CAN interface • 83
counter • 65
digital channels • 56
RSxxx interface • 98
SSI interface • 108
M
multiplexer
allocation - 10
set • 52
N
non-linearity • 13

\section*{0}
operating environment • 6
outputs
analog \(\cdot 11\)
analog, voltage range \(\cdot 12\)
digital • 13

\section*{P}
power supply • 7
principle scheme • 4
```


[^0]:    لA'GER
    Computergesteuerte Messtechnik GmbH

    Jäger Computergesteuerte Messtechnik GmbH
    Rheinstraße 2-4 D-64653 Lorsch
    Germany

